

1 Publication number: 0 622 741 A2

(12)

EUROPEAN PATENT APPLICATION


(21) Application number: 94302323.4

(22) Date of filing: 30.03.94

(s) Int. Cl.⁵: **G06F 15/332**, H04N 7/13, G06F 15/64

The application is published incomplete as filed (Article-93 (2) EPC). The point in the description or the claim(e) at which the omission obviously occurs has been left blank.

- 30 Priority: 30.03.93 US 40301 30.07.93 US 100747 01.10.93 US 130571
- (43) Date of publication of application : 02.11.94 Bulletin 94/44
- Designated Contracting States:
 AT BE CH DE DK ES FR GB GR IE IT LI LU MC
 NL PT SE
- 7) Applicant: KLICS, Ltd. P.P. Box 57) No.1, Le Couteur Court, Mulcaster Street, St Heller Jersey JE4 8X2, Channel Islands (GB)
- (2) Invantor: Knowles, Gregory P. Calle Menorca 18-2-B E-07011 Palma (ES)
- 74 Representative : Jones, isn W.P. THOMSON & CO. Celcon House 289-293 High Holborn London WC1V 7HU (GB)
- (64) Device and method for data compression/decompression.
- An apparatus produces an encoded and compressed digital data stream from an original input digital data stream using a forward discrete wavelet transform and a tree encoding method. The input digital data stream may be a stream of video image data values in digital form. The apparatus is also capable of producing a decoded and decompressed digital data stream closely resembling the originally input digital data stream from an encoded and compressed digital data stream using a corresponding tree decoding method and a corresponding inverse discrete wavelet transform. A dual convolver is disclosed which performs both bound-ary and nonboundary filtering for forward transform discrete wavelet processing and which also performs filtering of corresponding inversa transform discrete wavelat processes. A portion of the dual convolver is also usable to filter an incoming stream of digital video image date values before forward discrete wavelet processing. Methods and structures for generating the addresses to read/write data values from/to memory as well as for reducing the total amount of memory necessary to store data values are also disclosed.



P 0 622 741 A

Jouve, 18, rue Saint-Denis, 75001 PARIS

CROSS REFERENCE TO PAPER APPENDICES

Appendix A which is a part of the present disclosure, is a paper appendix of 6 pages. Appendix A is a description of a CONTROL_ENABLE block contained in the tree processor/encoder-decoder portion of a video encoder/decoder integrated circuit chip, written in the VHDL hardware description language.

Appendix B, which is a part of the present disclosure, is a paper appendix of 10 pages. Appendix B is a description of a MODE_CONTROL block contained in the tree processor/encoder-decoder portion of a video encoder/decoder integrated circuit chip, written in the VHDL hardware description language.

Appendix C, which is a part of the present disclosure, is a paper appendix of 11 pages. Appendix C is a description of a CONTROL_COUNTER block contained in the tree processor/encoder-decoder proting of a video encoder/decoder integrated circuit chip, written in the VHDL hardware description language.

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever. The VHDL hardware description language of Appendices A, B and C is an international standard, IEEE Standard 1076-1987, and is described in the "IEEE Standard VHDL Language Reference Manual".

Appendix D, which is a part of the present disclosure, is a paper appendix of 181 pages.

Appendix D is a description of one embodiment of a video encoder/decoder integrated circuit chip in the VHDL hardware description language. The VHDL hardware description language of Appendix D is an international standard, IEEE Standard 1076-1987, and is described in the "IEEE Standard VHDL Language Reference Manual". The "IEEE Standard VHDL Language Reference Manual" can be obtained from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoese Lane, Piscabway, New Jersey 08855, telephone 1-800-678-4333.

5 DESCRIPTION

This invention relates to a method and apparatus for compressing, decompressing, transmitting, and/or storing digitally encoded data. In particular, this invention relates to the compression and decompression of digital video image data.

An apparatus produces an encoded/compressed digital data stream from an original input digital data stream using a discrete wavelet transform and a tree encoding method. The apparatus is also capable of producing a decoded/decompressed digital data stream closely resembling the originally input digital data stream from an encoded/compressed digital data stream using a corresponding tree decoding method and a corresponding inverse discrete wavelet transform.

The apparatus comprises a discrete wavelet transform circuit which is capable of being configured to perform either a discrete wavelet transform or a corresponding inverse discrete wavelet transform. The discrete wavelet transform circuit comprises an address generator which generates the approprists addresses to access data values stored in memory. Methods and structures for reducing the total amount of memory necessary to store data values and for taking advantage of various types of memory devices including dynamic random access memory (DRAM) devices are disclosed. A convolver circuit of the discrete wavelet transform circuit performs both boundary and non-boundary littering for the inverse discrete wavelet transform. And even and end reconstruction filtering for the inverse discrete wavelet transform. The convolver may serve the dual functions of 1) reducing the number of image data values before subsequent forward discrete wavelet transforming, and 2) operating on the reduced number of image data values to perform the forward discrete wavelet transform.

The apparatus also comprises a tree processor/ encoder-decoder circuit which is configurable in an encoder mode or in a decoder mode, in the encoder mode, the tree processor/encoder-decoder circuit generates addresses to traverse trees of data values of a sub-band decomposition, generates bkeens, and quantizes and Huffman encodes selected transformed data values stored in memory. In the decoder mode, the tree processor/decoder-encoder circuit receives Huffman encoded data values and tokens, Huffman decodes and inverse quantizes the encoded data values, recreates trees of transformed data values from the tokans and data values, and stores the recreated trees of data values in memory.

The apparatus is useful in, but not limited to, the fields of video data storage, video data transmission, television, video telephony, computer networking, and other fields of digital electronics in which efficient storage and/or transmission and/or retrieval of digitally encoded data is needed. The apparatus facilitates the afficient and inexpensive compression and storage of video and/or audio on compact laser discs (commonly known as CDs) as well as the efficient and inexpensive storage of video and/or audio on digital video tapes (commonly known as VCR or "video cassette recorder" tapes). Similarly, the invention facilitates the efficient

and inexpensive retrieval and decompression of video and/or audio from digital data storage media including CDs and VCR tapes,

The invention is further described below, by way of example, with reference to the accompanying drawings, in which:

Figure 1 is a block diagram of an expansion printed circuit board which is insertable into a card slot of a personal computer.

Figure 2 is a block diagram of an embodiment of the analog/digital video decoder chip depicted in Figure

Figures 3A-C illustrate a 4;1:1 luminance-chrominance-chrominance format (Y:U:V) used by the expansion board of Figure 1.

Figure 4 is an illustration of a timeline of the output values output from the analog/digital video decoder chip of Figures 1 and 2.

Figure 5 is a block diagram of the discrete wavelet trensform circuit of the video encoder/decoder chip of Figure 1.

Figure 6 is a block diagram of the row convolver block of Figure 5.

15

Figure 7 Is a block diagram of the column convolver block of Figure 5.

Figure 8 is a block diagram of the wavelet transform multiplier circuit blocks of Figures 6 and 7.

Figure 9 is a block diagram of the row wavelet transform circuit block of Figure 6.

Figure 10 is a diagram illustrating control signals which control the row convolver of Figure 5 and signals output by the row convolver of Figure 5 during a forward octave 0 transform.

Figure 11 is a diagram showing data flow in the row convolver of Figure 5 during a forward octave 0 transform.

Figure 12 is a diagram illustrating data values output by the row convolver of Figure 5 during the forward octave 0 transform.

Figure 13 is a block diagram of the column wavelet transform circuit block of Figure 7.

Figure 14 is a diagram illustrating control signals which control the column convolver of Figure 5 and signals output by the column convolver of Figure 5 during a forward octave 0 transform.

Figure 15 is a diagram showing data flow in the column convolver of Figure 5 during a forward octave 0 transform.

Figure 16 is a diagram illustrating data values present in memory unit 116 of Figure 1 after operation of the column convolver of Figure 5 during the forward octave 0 transform.

Figure 17 is a diagram showing control signals controlling the row convolver of Figure 5 and signals output by the row convolver of Figure 5 during a forward octave 1 transform.

Figure 18 is a diagram showing data flow in the row convolver of Figure 5 during a forward octave 1 trens-

Figure 19 is a diagram showing control signals controlling the column convolver of Figure 5 and signals output by the column convolver of Figure 5 during a forward octave 1 transform.

Figure 20 is a diagram showing data flow in the column convolver of Figure 5 during a forward octave 1 transform.

Figure 21 is a block diagram of one embodiment of the control block 506 of the discrete wavelet transform circuit of Figure 5.

Figure 22 is a diagram showing control signals controlling the column convolver of Figure 5 and signals output by the column convolver of Figure 5 during an inverse octave 1 transform. Figure 23 is a diagram showing data flow in the column convolver of Figure 5 during a forward octave 1

rigure 23 is a diagram showing data flow in the column convolver of rigure 5 during a forward octave 1 transform.

Figure 24 is a diagram showing control signals controlling the row convolver of Figure 5 and signals output by the row convolver of Figure 5 during an inverse octave 1 transform.

Figure 25 is a diagrem showing data flow in the row convolver of Figure 5 during an inverse octave 1 trensform.

Figure 26 is a diagram showing control signals controlling the column convolver of Figure 5 and signals output by the column convolver of Figure 5 during an inverse octave 0 transform.

Figure 27 is a diagram showing data flow in the column convolver of Figure 5 during an inverse octave 0 transform.

Figure 28 is a diagram showing control signals controlling the row convolver of Figure 5 and signals output by the row convolver of Figure 5 during an inverse octave 0 transform.

Figure 29 is a diagram showing data flow in the row convolver of Figure 5 during an inverse octave 0 transform

Figure 30 is a block diagram of the DWT address generator block of the discrete wavelet transform circuit

of Figure 5.

Figure 31 is a block diegram of the tree processor/encoder-decoder circuit 124 of Figure 1, simplified to illustrate an encoder mode.

Figure 32 is a block diagram of the tree processor/encoder-decoder circuit 124 of Figure 1, simplified to illustrate a decoder mode.

Figure 33 is a block diagram of the decide circuit block 3112 of the tree processor/encoder-decoder of Figures 31-32.

Figure 34 is a block diagrem of the tree processor address generator TP_ADDR_GEN block 3114 of the tree processor/encoder-decoder of Figures 31-32.

Figure 35 illustrates the state table for the CONTROL_ENABLE block 3420 of the tree processor address generator of Figure 34.

Figure 36 is a graphical illustration of the tree decomposition process, illustrating the states end corresponding octaves of Figure 35.

Figure 37 is a block diagram of the quantizer circuit block 3116 of the tree processor/encoder-decoder of Figures 31-32.

Figure 38 is a block diagram of the buffer block 3122 of the tree processor/encoder-decoder of Figures 31-32.

Figure 39 is a diagram of the buffer block 3122 of Figure 38 which has been simplified to illustrate buffer block 3122 operation in the encoder mode.

Figure 40 illustrates the output of barrel shifler 3912 of buffer block 3122 when buffer block 3122 is in the encoder mode as in Figure 39.

Figure 41 is a diagram of the buffer block 3122 of Figure 38 which has been simplified to illustrate buffer block 3122 operation in the decoder mode.

Figure 42 illustrates a pipelined encoding-decoding scheme used by the tree processor/encoder-decoder 124 of Figures 31 and 32.

Figure 43 is a block diagram of another embodiment in accordance with the present invention in which the Y:U:V input is in a 4:2:2 format.

Figure 44 illustrates a sequence in which luminance data values are read from and written to the naw portion of memory unit 116 of the PC board 100 in a first embodiment in accordance with this invention in which memory unit 116 is realized as a static random eccess memory (SRAM).

Figure 45 illustrates a sequence in which luminence data values are read from and written to the new portion of memory unit 116 of the PC board 100 in a second embodiment in eccordance with the present invention in which memory unit 116 is realized as a dynemic random access memory (DRAM).

Figure 46 illustrates a third embodiment in accordance with the present invention in which memory unit 116 of the PC board 100 is realized as e dynemic random eccess memory end in which a serias of static random access memories are used es cache buffers between tree processoriencoder-decoder 124 and memory unit 116.

Figure 47 illustrates a time line of the sequence of operations of the circuit illustrated in Figure 46.

Figure 1 illustrates a printed circuit expension boerd 100 which is insertable into e card slot of a personal computer. Printed circuit board 100 may be used to demonstrete features in accordence with various a spects of the present invention. Printed circuit board 100 receives an enelogy ideo signal 101 from an external video source 104 (such as e CD player), converts information in the enelog video signal into data in digital form, transforms and compresses the data, and outputs compressed data onto a computer data bus 106 (such as an ISA/NUBUS parallel bus of an IBM PC or IBM PC competible personal computer), While performing this compression function, the board 100 can also output a video signal which is retrievable from the compressed data. This video signal can be displeyed on an external monitor 108. This allows the user to check visually the quality of images which will be retrievable later from the compressed data while the compressed data is being generated. Board 100 can also read previously compressed video data from data bus 106 of the personal computer, decompress and inverse-transform that data into an analog video signal, and output this analog video signal to the external monitor 108 for display.

Board 100 comprises an analog-to-digital video discoder 110, a video encoder/decoder Integrated circuit chip 112, two static random eccess memory (SRAM) memory units 114 and 116, a display driver 118, and a first-in-first-out memory 120. Analog-to-digital (A/D) video decoder 110 converts incoming analog video signal 101 into a digital format. Video encoder/decoder chip 112 receives the video signal in the digital format and performs a discrete wavalat transform (DWT) function, and then a rere processing function, and then a huff-men encoding function to produce a corresponding compressed digital data stream. Memory unit 116 stores "new" and "Ois" DWT-transformed video frames.

Video encoder/decoder chip 112 comprises a discrete wavelet transform circuit 122 and a tree proces-

sor/ encoder-decoder circuit 124. The discrete wavelet transform circuit 122 performs either a forward discrete wavelet transformation or an inverse discrete wavelet transformation, depending on whether the chip 112 is configured to compress vide obta or to decompress compressed vide obta. Similarly, the tree processorien-coder-decoder circuit 124 either encodes wavelet-transformed images into a compressed data stream or decodes a compressed data stream or decodes a compressed data stream into decompressed images in wavelet transform form, depending on whether the chip 112 is configured to compress or to decompress video data. Video encoder/decoder chip 112 is also coupled to computer bus 106 via a download register bus 128 so that the discrete wavelet transform circuit 122 and the tree processoriencoder-decoder circuit 124 can receive control values (such as a value indicative of image size) from ISA bus 106. The control values are used to control the transformation, tree processing, and encoding/decoding operations. FIFO buffer 120 buffers data flow between the video encoder/decoder chip 112 and the data bus 106. Memory unit 114 stores a video frame in uncompressed digital video format. Display drivar chip 118 converts digital video data from either decoder 110 or from memory unit 114 into an analog video signal which can be displayed on asternal monitor 108.

Figure 2 is a block diagram of analog/digital video decoder 110. Analog/digital video decoder 110 converts the analog video input signal 101 into one 8-bit digital image data output signal 202 and two digital video SYNC output signals 201. The 8-bit digital image output signal 202 contains the pixel luminance values, V, time multiplaxed with the pixel chrominance values, U and V. The video SYNC output signals 201 comprise a horizontal synchronization signal and a vertical synchronization signal.

Figures 3A-C illustrate a 41:1 luminance-chrominance format (Y:1.V) used by board 100. Because the human eye is less ensitive to chrominance variations than to luminance variations, chrominance values are subsampled such that each pixel shares an 8-bit Chrominance value U and an 8-bit chrominance value V with three of its neighboring pixels. The four pixels in the upper-left hand corner of the image, for example, are represented by $(Y_{00}, U_{00}, Y_{01}, U_{00}, V_{00}), Y_{10}, U_{00}, V_{00})$, and (Y_{10}, U_{00}, V_{00}) . The naxt four pixels to the right are represented by $(Y_{00}, U_{01}, V_{01}, U_{01}, V_{01}, U_{01}, V_{01})$, and (Y_{10}, U_{01}, V_{01}) . Alto video decoder 10 serially output all the 8-bit V-chrominance values of the frame. Find the 8-bit V-chrominance values of the frame. The Y, U and V values for a frame are output every 1/30 of a second. AD video decoder 110 outputs values in restar-scan formats to that a row of pixal values $(Y_{00}, Y_{01}, Y_{02}, V_{02}, V_$

Figure 4 is a diagram of a timeline of the output of A/D video decoder 110. The bit rate of the decoder output is equal to 30 frames/sec x 12 bits/pbel. For a 640 x 400 pixel image, for example, the data rate is approximately 110 x 10° bits/second. A/D video decoder 110 also detects the horizontal and vartical synchronization signals in the incoming analog video input signal 102 and produces corresponding digital video SYNC output signals 201 to the video encodar/decoder chip 112.

The video encoder/decoder integrated circuit chip 112 has two modes of operation. It can either transform and compress ("ancode") a video data stream into a compressed data stream or it can inverse transform and decompress ("decode") a compressed data stream into a video data stream. In the compression mode, the digital image data 202 and the synchronization signals 201 are passed from the A/D video decoder 110 to the discrete wavelet transform circuit 122 inside the video encoder/decoder chip 112. The discrete wavelet transform circuit 122 performs a forward discrete wavelet transform operation on the image data and storas the resulting wavelet-transformed image data in the "new" portion of memory unit 116. At various times during this forward transform operation, the "new" portion of memory unit 116 stores intermediate wavelet transform results, such that certain of the mamory locations of memory unit 116 are read and overwritten a number of times. The number of times the memory locations are overwritten corresponds to the number of octaves in the wavelet transform. After the image data has been converted into a sub-band decomposition of wavelet-transformed image data, the tree processor/encoder-decoder circuit 124 of encoder/dacoder chip 112 reads wavelet-transformed image data of the sub-band decomposition from the "new" portion of memory 116, processes it, and outputs onto lines 130 a compressed ("encoded") digital data stream to FIFO buffer 120. During this tree procassing and encoding operation, the tree processor/encoder-decoder circuit 124 also generates a quantized version of the encoded first frame and stores that quantized version in the "old" portion of memory unit 116. The quantized version of the encoded first frame is used as a reference when a second frame of wavelet-transformed image data from the "new" portion of memory unit 116 is subsequently encoded and output to bus 106. While the second frame is encoded and output to bus 106, a quantized version of the encoded second frame is written to the "old" portion of memory unit 116. Similarly, the quantized version of the encoded second frame in the "old" portion of memory unit 116 is later used as a reference for encoding a third frame of image data.

is read from FIFO 120 into tree processor/encoder-decoder circuit 124 of the video encoder/decoder-chip 112. The tree processor/encoder-decoder circuit 124 decodes the compressed data into decompressed wavelettransformed image data and then stores the decompressed wavelet-transformed image data into the "old" portion of memory unit 116. During this operation, the "new" portion of memory unit 116 is not used. Rather, the tree processor/encoder-decoder circuit 124 reads the previous frame stored in the "old" portion of memory unit 116 and modifies it with information from the data stream received from FIFO 120 in order to generate the next frame. The next frame is written over the previous frame in the same "old" portion of the memory unit 116. Once the decoded wavelet-transformed data of a frame of image data is present in the "old" portion of memory unit 116, the discrete wavelet transform circuit 122 accesses memory unit 116 and performs an inverse discrete wevelet transform operation on the frame of image date. For each successive octave of the inverse transform, certain of the memory locations in the "old" portion of memory unit 116 ere read end overwritten. The number of times the locations are overwritten corresponds to the number of octaves in the wavelet transform. On the final octave of the inverse transform which converts the image data from octave-0 transform domain into standard image domain, the discrete wavelet transform circuit 122 writes the resulting decompressed and inverse-transformed image deta into memory unit 114. The decompressed and inverse-transformed image data may also be output to the video display driver 118 and displayed on monitor 108.

Figure 5 is a block diagram of the discrete wavelet transform circuit 122 of video encoder/decoder chip 112. The discrete wavelet transform circuit 122 shown enclosed by e dashed line comprises a row convolver block CONV_ROW 502, a column convolver block CONV_COL 504, a control block 508, a DWT address generator block 508, a REGISTERS block 536, and three multiplexers, mux1 510, mux2 512, and mux3 514, in order to trensform a freme of digital video image deta received from A/D video decoder 110 into the wavelet transform domein, a forward two dimensional discrete wavelet trensform is performed. Similarly, in order to return the wavelet transform digital data values of the frame into a digital video output suitable for displaying on a monitor such as 108, an inverse two dimensional discrete wavelet trensform is performed. In the presently described embodiment of the present invention, four coefficient quasi-Daubechies digital filters are used as set forth in the copending Patent Cooperation Treaty (PCT) application filed March 30, 1994 entitled "Data Compression and Decompression."

The discrete wavelet transform circuit 122 shown in Figure 5 performs a forward discrete wavelet transform as follows. First, a stream of 8-bit digital video image data values is supplied, one value at a time, to the discrete wavelet transform circuit 122 vie eight leads 516. The digital video image data values are coupled through multiplexer mux1 510 to the input leads 518 of the row convolver CONV ROW block 502. The output leads 520 of CONV ROW block 502 are coupled through multiplexer mux2 512 to input leeds 522 of the CONV COL block 504. The output leads 524 of CONV_COL 504 block ere coupled to deta leads 526 of memory unit 116 through multiplexer mux3 so that the data values output from CONV_COL block 504 can be written to the "new" portion of frame memory unit 116. The writing of the "new" portion of memory unit 116 completes the first pass. or octave, of the forward wavelet transform. To perform the next pass, or octave, of the forward wavelet transform, low pass component data values of the octave 0 transformed data values are read from memory unit 116 and are supplied to input leads 518 of CONV_ROW block 502 via input leads 526, lines 528 and multiplexer mux1 510. The flow of data proceeds through row convolver CONV_ROW block 502 and through column convolver CONV_COL block 504 with the data output from CONV_COL block 504 egain being written into memory unit 116 through multiplexer mux3 514 and leads 526. Control block 506 provides control signals to mux1 510, mux2 512, mux3 514, CONV_ROW block 502, CONV_COL block 504, DWT address generator block 508, and memory unit 116 during this process. This process is repeated for each successive octave of the forward transform. The data values read from memory unit 116 for the next octave of the transform are the low pess values written to the memory unit 116 on the previous octave of the transform.

The operations performed to cerry out the inverse discrete wavelet transform proceed in an order substantially opposite the operations performed to cerry out the forward discrete wavelet trensform. The frame of image deta begins in the transformed state in memory unit 116. For example, if the highest octave in the forward transform (OCT) is octave 1, then transformed deta values are read from memory unit 116 and are supplied to the input leads 522 of the CONV_COL block 504 via leads 526, lines 528 and multiplexer must 510. The data values output from CONV_COL block 504 are then supplied to the input leads 518 of CONV_ROW block 502 via lines 525 and multiplexer must 510. The data values output from CONV_ROW block 502 and present on output leads 520 are written into memory unit 116 via lines 532, multiplexer musd 514 and leads 526. The next octave, octave 0, of the inverse transform proceeds in similar fashion except that the data values output by CONV_ROW block 502 are the fully inverse-transformed vided data which are sent to memory unit 114 via lines 516 rather then to memory unit 116. Control block 506 provides control signals to multiplexer must 510, multiplexer musz 512, multiplexer musz 514, CONV_ROW block 502, CONV_COL block 504, DVT address generator block 504, memory unit 116, and memory unit 114 during this process.

In both forward wavelet transform and inverse wavelet transform operations, the control block 506 is timed by the external video sync signals 201 received from A/D video decoder 110. Control block 506 uses these sync signals as well as register input values, ximage, yimage, and direction to generate the appropriate control signals mentioned above. Control block 506 is coupled to: multiplexer mux 1 510 via control leads 550, multiplexer mux 2 512 via control leads 550, multiplexer mux 3 via control leads 554, CONV_ROW block 502 via control leads 546, CONV_COL block 504 via control leads 548, DWT address generator block 508 via control leads 534, 544, and 558, memory unit 116 via control leads 2108, and memory unit 116 via control leads 534, 544, and 558, memory unit 116 via control leads 2108, and memory unit 116 via control leads 2108.

As shown in Figure 5, multiplezer mux1 510 couples one of the following three sets of input signals to input add 518 of CONY_ROW block 502, depending on the value of control signals on leads 550 supplied from CONTROL block 506: digital video input data values received on lines 518 from AIO video decoder 110, data values from memory unit 116 or data values from multiplexer mux3 514 received on lines 528, or data values from CONY_COL block 504 received on lines 528. Multiplexer mux3 514 received on lines 528, or data values being output from row.convolver CONY_ROW block 502 or the data values being output from multiplexer mux3 514 received on lines 528 to flow the leads 529 of CONY_COL block 504, depending on the value of control signals on lead 552 generated by CONTROL block 506. Multiplexer mux3 514 pssss either the data values being output from CONY_ROW 502 received on lines 532 or the data values being output from CONY_COL 504 onto lines 523 or the data values being output from CONY_COL 504 onto lines 523 and leads 526, depending on control signals generated by CONTROL block 506. Block 50N, ROW 502, CONY_COL 504, CONTROL 506, DWT address generator 508, and REGISTERS 536 of Figure 5 are described below in detail in connection with a forward transformation of a matrix of digital image data values. Lines 516, 532, 528 and 525 as well as input and output leads 518, 520, 522, 524 and 526 are aach sixteen by parallel lines and leads.

Figure 5 is a block diagram of the row convolver CONV_ROW block 502. Figure 7 is a block diagram of the column convolver CONV_COL block 504. Figure 21 is a block diagram of the CONTROL block 506 of Figure 5. Figure 30 is a block diagram of the DVT address generator block 506 of Figure 5.

As illustrated in Figure 6, CONV_ROW block 502 comprises a wavelet transform multiplier circuit 602, a frow wavelat transform frou it 604, a diaby alament 606, a multipliazar MUX 608, and a variable shift register 510. To perform a forward discrete wavelet transform, digital video values are supplied one-by-one to the discrete wavelet transform circuit 122 of the video encoder/decoder citip 112 lilustrated in Figure 1. In one embodiment in accordance with the present invantion, the digital video values are in tha form of a stream of values comprising 8-bit Y (luminance) values, followed by 8-bit U (chrominance) values, followed by 8-bit U (chrominance) values, followed by 8-bit U (chrominance) values. The digital video data values are input in 'restar scan' form. For darity and easa of axplanation, a forward discrete wavelet transform of an eight-by-eight matrix of luminance values Y as described is represented by Table 1. Extending the matrix of Y values to a larger size is straightforward. If the matrix of Y values is an eight-by-eight matrix, then the subsequent U and V metrices will each be four-by-four matrices.

D ₀₀	D ₀₁	D ₀₂				D ₀₇
D10	D ₁₁	D ₁₂				D ₁₇
•				•	•	
• **	•	•	•			
D ₇₀	D ₇₁					D_{77}

25

50

Table 1.

The order of the Y values supplied to the discrete wavelet transform circuit 122 is D_{00} , D_{01} , ... D_{07} in the first row, then D_{10} , D_{11} , ... D_{17} in the second row, and so forth row by row through the values in Table 1. Multiplexer 510 in Figure 5 is controlled by control block 506 to couple this stream of deta values to the row convolver CONV_ROW block 502 performs a row convolution of the row data values D_{00} , D_{00} , ... D_{07} with a high pass four coefficient quasi-Daubechies digital filter H = (a, b, c, -d) where a $H_{1/20}$ b $H_{1/20}$ and a low pass four coefficient quasi-Daubechies digital filter H = (a, b, c, -d) where a $H_{1/20}$ b $H_{1/20}$ b $H_{1/20}$ c $H_{1/20}$ c

The operation of CONV_ROW block 502 on the data values of Table 1 is explained with reference to Figures 6, 8, 9, 10 and 11. Figure 8 is a detailed block diagram of the wavelet transform multiplier circuit 602 of the CONV_ROW block. Figure 9 is a detailed block diagram of the row wavelet transform circuit 604 of the CONV_ROW block. Figure 9 is a detailed block diagram of the row wavelet transform circuit 604 of Figure 5 to the row wavelet transform circuit 604 of Figure 9. This sequence of control signals effects a forward one dimensional wavelet transform on the rows of the matrix Table 1. The wavelet transform multiplier circuit 602 of Figure 8 comprises combinatorial logic which multiplies each successive input data value x by various scaled combinations of coefficients 32a, 32b, 32c, and 32d. This combinational block comprises shift registers 802, 804, 806, and 808 which shift the multibit binary input data value x to the left by 1, 2, 3, and 4 bits, respectively. Various combinations of these shifted values, as well as the input value x itself, are supplied to multibit adders 810, 812, 814, 816, and 818. The data outputs 32dx, 32(-04), 32cx, 32ax, 32(-24)x, 32cx, 34ax 32(-24)x, 32bx, 34ax 32(-44)x, 34ax and 32(c-45)x are therefore available to the row wavelet transform circuit 604 on separate sets of leads as shown in detail in Figures 6 and 9.

The row wavelet transform circuit 604 of Figure 9 comprises sets of multiplaxers, adders, and delay elements. Multiplexer mux 1902, multiplexer mux 2904, and multiplexer mux 306 pass selected ones of the data outputs of the wavelet transform multiplier circuit 602 of Figure 8 as determined by control signals on leads 546 from CONTROL block 506 of Figure 5. These control signals on leads 546 are designated muxsel(1), muxel(2), and muxsel(3) on Figure 9. The remainder of the control signals on leads 546 supplied from CONTROL block 506 to the row wavelat transform circuit 604 comprise endosel(1), andsel(2), andsel(3), andsel(4), add-sel(1), addsel(2), addsel(3), addsel(4), muxendsal(1), muxendsal(2), muxendsal(3), cantarmuxsel(1) and centermuxsel(2).

Figure 10 shows values of the control signels at different times during a row convolution of the forward transform. For example, at time t=0, the control input signel to multiplexer muz 904, mussel(2), is equal to 2. Multiplexer muz 904 therefore couples its second input leads carrying the value 3(±e) by to to supput leads. Each of multiplexers 908, 910, 912, and 914 either peases the data value on its input leads, or passes a zero, depending on the value of its control signal. Control signals endsel(1) through endsel(4) are supplied to select input leads of multiplexers 908, 910, 912, and 914, respectively. Multiplexers 916, 918, end 920 have similar functionality. The outputs of multiplexers 916, 918, end 920 depend on the values of control signals muxendsel(1) through muxendsel(3), respectively. Multiplexers 922 and 924 pass either the value on their "right" input leads, as datermined by control select inputs centermuxsel(1) and centermuxsel(2), respectively. Adder/subtractors 926, 928, 930, and 932 either pass the sum or the difference of the values on their left and right input leads, depending on the values of the control signals addsel(4) through addsel(4), respectively. Elements 934, 936, 938, and 940 are one-cycle delay elements which output the data values that were at their respective input leads during the previous time periods.

Figure 11 is a diagram of a data flow through the row convolver CONV_ROW 502 during a forward transform operation on the data values of Table 1 when the control signals 546 controlling the row convolver CONV_ROW 502 are as shown in Figure 10. At the laft hand edge of the matrix of the data values of Table 1, start for ward low pass and start forward high pass filters G₆ and H₆ are applied in accordance with equations 22 and 24 of copending Patent Cooperation Treaty (PCT) application filed Merch 30, 1994, antitled "Data Compression" as follows:

$$32H_{00} = 32\{(a+b)D_{00} + cD_{01} - dD_{02}\}$$

 $32G_{00} = 32\{(c+d)D_{00} - bD_{01} + aD_{02}\}$

The row wavelet transform circuit of Figure 9 begins applying these start forward low and high pass filters when the control signals for this circuit assume the values at time t=0 as illustrated in Figure 10.

At time ± 0 , ± 0 , ± 0 as a value of 3.8 Multiplexer ± 0 and ± 0 of outputs the value $32(a+b)D_{00}$ onto its output leads. Mussel(3) has a value of 3.5 om untiplexer ± 0 and ± 0 of outputs the value ± 0 and ± 0 to output leads. Because the control signals andsel(3) and andsel(3) cause ± 0 and ± 0 and ± 0 to output zeros at ± 0 as shown in Figure 10, the output leads of addar/subtractor blocks ± 0 and ± 0 and ± 0 at ± 0 and \pm

At time t=1, input data value x is the data value D₆₁. Control signal mussel(2) is set to 1 so that multiplexer mux 2 904 outputs the value 32bD₆₁. The select signal centermussel(1) for adder/subtractor block 922 is set to pass the value on its right input leads. The value 32(x-4)D₆₀, the output of adder/subtractor block 930 at t=0, is therefore passed through multiplexer mux4 922 due to the one time until delay of delay element 938. The control signal andsel(2) is set to pass, so the two values supplied to the adder/subtractor block 928 are 32(x-t4)D₆₀ and 32bD₆₁. Because the control signal addsel(2) is set to subtract, the value output by adder/sub-

tractor block 928 is $32((c+0)\Omega_{co} \cdot D_0)$, as shown in Figure 11. Similarly, with the values of control signals centermuxsel(2), andsel(3), muxsel(3), muxsel(3), man and addsel(3) given in Figure 10, the value output by addersubtractor block 930 is $32((a+b)D_{co} - cD_{co})$ as shown in Figure 11.

At time := 2, input data value x is data value D_{02} . The control signals and set(1), muxe(11), and muxandset(1) are the set so that the inputs to adder/subtractor block 926 are $32aD_{02}$ and $32((+d)D_{02})D_{03})$. The value $32((e+d)D_{02})D_{03})$ was the previous output from adder/subtractor block 928. Because control signals addset(1) is set to add as shown in Figure 10, the output of block 926 is $32\{(e+d)D_{02} \cdot D_{03} \cdot$

As illustrated in Figure 10, output leeds OUT2 (which ere the output leeds of delay element 940) carry a value of 32H₆₀ at time t=3. The velue 32((eth)D_{0x}-D_{0x}+D_{0x}) is equal to 32H₆₀ because 32H₆₀=28(eth)D_{0x}-C10_x-d10)_y set efforth above. Similarly, output leeds OUT1 (which are the output leads of deley element 934) carry a velue of 32G_{0x} at t=3 because output leeds of block 926 have a velue of 32((t+d)D_{0x}-D_{0x}+eD_{0x}) one time period earlier. Because 32H₆₀ precedes 32G_{0x} in the data streem comprising the high and low pass componants in a one-dimensional row convolution, deley element 056 is provided in the CONV_ROW row convolver of Figure 6 to deley 32G_{0x} so that 32G_{0x} follows 32H₆₀ on the leads which are input to the multiplexer 608. Multiplexer 608 selects between the left end right inputs shown in Figure 6 as dictated by the velue mux_608, which is provided on one of the control leeds 546 from control block 506. The signal mux_608 is timed such that the value 32H₆₀ precedes the value 32G₆₀ on the output leads of multiplexer 608.

The output leads of multiplexer 608 are coupled to e variable shift register 610 as shown in Figure 6. The function of the variable shift register 610 is to normalize the deta values output from the CONV_ROW block by shifting the value output by multiplexer 608 to the right by m_row bits. In this instance, for example, it is desirable to divide the value output of multiplexer 608 by 32 to produce the normalized values H_0 , end G_0 . To accomplish this, the value m_row provided by control block 506 vio one of the control leads 546 is set to 5. The general rule followed by the control block 506 of the discrete wavelat transform circuit is to: (1) sat m_row equal to 5 to divide by 32 during the forward transform, (2) set m_row equal to 4 to divide by 16 during the middle of a row during an inverse transform, and (3) set m_row equal to 3 to divide by 8 when generating a start or end value of a row during the inverse transform. In the example being described, the start values of a transformed row during e for ward trensform ere being generated, so m_row is exproprisely set equal to 5.

As illustrated in Figure 10, the centermussi(1) end centermuss(2) control signels ellernete such that the values on the right and the left input leads of multiplexers 922 and 924 are passed to their respective output leads for each successive detaived convolved. This reverses data flow through the adderisubtrector blocks 928 and 930 in alternating time periods. In time period ± 0 , for exemple, Figure 11 indicates that the velue 320- ± 0 0 in the column designated "Output of Block 926" in time period ± 1 1 is added to 320- ± 0 0 form the velue $32(a0_0 + b0_{a0})$ in the column designated "Output of Block 930" is added to 320- ± 0 0 form the velue $32(a0_0 + b0_{a0})$ in the column designated "Output of Block 930" is added to 320- ± 0 0 form the velue $32(a0_0 + b0_{a0})$ in the column designated "Output of Block 930" is added to 320- ± 0 0 form the velue $32(a0_0 + b0_{a0})$ in the column designated "Output of Block 930" is added to 320- ± 0 0 form the velue $32(a0_0 + b0_{a0})$ in the column designated "Output of Block 930".

Accordingly, in time period =2, the two values supplied to block 928 are $32bD_{02}$ and the previous output from block 926, $32bD_{01}$, Because addsel(2) is set to add as shown in Figure 10, the value output by block 928 is $32(aD_{01} + bD_{02})$.

Similarly, the output of block 930 is 32(dD_{Q1} + cD_{Q2}). In this way it can be seen the sequence of control signals in Figure 10 causes the circuit of Figure 9 to execute the data flow in Figure 11 to generate, after passage through multiplears mus 608 end shift register 610 with m, row set equal to 5, the low and high pess non-boundary components H₀₁, G₀₁, H₀₂, end G_{Q2}. To implament the end forward low end high peas filters beginning at ter 4 when the last data velue of the first row of Table 1, O_{Q2}, is input to the row convolvar, the control signal mussel(2) is set to 3, so thet 32(b-a)O_{Q2} is passed to block 928. Control signal mussel(3) is set to 4, so that 32(c-d)O_{Q2} is pessed to block 930. Control signal eddsel(2) is set to subtract end control signal eddsel(3) is set to add. Accordingly, the output of adder/subtractor 928 is 32(dD_{G2}+cD_{G2}-(b-a)D_{G2}). Similerly, the output of adder/subtractor 930 is 32(eD_{G2} + D_{G2} + CD_{G2}-(b-a)D_{G2}).

As shown in Figure 11, these values are output from blocks 926 end 932 et the next time period when t=8 by setting muzendset(1) and muxendset(3) to be both zero so that adder/subtractor blocks 926 and 932 simply pess the velues unchanged. Deley elements 934 end 940 cause the velues 326₅₀ and 32N₆₀ to be output from output leads CUT1 and OUT2 at time t=9. Multiplexer 608, as shown in Figure 6, selects between the output of deley unit 66 and the OUT2 output as discleded by CONTROL block 506 of Figure 5. Shift register 610 then normalizes the output as described previously, with m_row set equal to 5 for the end of the row. The resulting values 6₅₀ end ft₅₀ are the velues output by the end low pass and end high pass for werd transform digital filters in accordance with equations 26 and 28 of coperding Patent Coopereion Treaty (PCT) application filled March

30, 1994, entitled "Data Compression and Decompression". Thus, a three coefficient start forward transform low pass filter have a penarated the values H_{00} and G_{00} . A four coefficient quasi-Daubecheis low pass forward transform filter and a four coefficient quasi-Daubecheis high pass forward transform filter have generated the values H_{01} ... G_{02} . A three coefficient quasi-Daubecheis high pass filter and a three coefficient end forward transform low pass filter and a three coefficient end forward transform high pass filter have generated the values H_{01} and G_{02} .

The same sequence is repeated for each of the rows of the matrix in Table 1. In this way, for each two data values input thars is one high pass (G) data value generated and there is one low pass (H) data value generated. The resulting output data values of CONN_ROW block 502 are shown in Figure 15.

As illustrated in Figure 5, the values output from row convolver CONV_ROW block 502 are passed to the column convolver CONV_COL block 504 in order to perform column convolution using the same filters in accordance with the method set for thin copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Decompression".

Figure 7 is a block diagram of the column convolver CONV_COL block 504 of Figure 5. The CONV_COL block 504 comprises a wavefait transform multiplier cloud 702, a column wavefat transform circult 704, a multiplexer 708, and a variable shift registar 710. In genaral, the overall operation of the circuit shown in Figure 7 is similar to the overall operation of the circuit shown in Figure 6. The wavefat transform multiplier circuit 702 of the column convolver is identical to the wavefat transform multiplier circuit 602 of Figure 6. The dashed line in Figure 8. Therefore, is designated with both reference numerals 602 and 702.

Figure 13 is a detailed block diagram of the column wavelet transform circuit 704 of Figure 7 of the column convolver. The CONV_COL block 504, as shown in Figure 13, is similar to tha CONV_ROW block 502, ascept that the unitary dalay elements 934, 938, 938, and 940 of the CONV_ROW block 502 are replaced by Time delay' blocks 1334, 1336, 1338, and 1340, respectively. The line delay blocks represent a time delay of one row which, in the case of the matrix of the presently described example, is eight time units. In some embodiments in accordance with the present invention, the line delays are neitzed using random access memory (RAM).

To perform a column convolution on the values of the matrix of Figure 12, the first three values H_{00} , H_{10} . H_{20} the first column are processed to generate, after a bit shift in shift register 710 of Figure 7, low and high pass values $1H_{00}$ and H_{00} of Figure 16. The first three values G_{00} , G_{00} , G_{00} the second column of the matrix of Figura 12 are then processed to likewise produce GH_{00} and GG_{00} , and so on, to produce the top two rows of laws of the matrix of Figura 16. There values in each column are processed because the start low and high pass filters are three coefficient filters.

Figure 14 is a diagram illustrating control signats which control the column convolver during the forward transform of the date values of Figure 12. Figure 15 is a diagram illustrating data flow through the column convolver. Corresponding pairs of data values are output from line delays 1334 and 1340 of the column wavelet transform circuit 704. For this reason, the low pass filter output values are supplied from the output leads of the adder/subtractor block 1332 at the input leads of line delay 1340 rather than from the output leads of the ine delay 1340 so that a single transformed data value is output from the column wavelet transform circuit in each line period. In Figura 14, output data values 32HH₂₀... 32GH₃₀ are output during time periods te16 to 1=23 whereas output data values 32HG₂₀... 32GG₃₀ are output during time periods te21, one line delay later. After being passed through multiplezer 708 and variable shift register 710 of Figure 7, the column convolved data values HH₂₀... 16H₃₀ and HG₂₀... GG₃₀ are witten to memory unit 116 under the control of the address generator. After all the data values of Figure 16 are written to memory unit 116, an octave 0 sub-band decomposation exists in memory unit 116.

To perform the next octave of decomposition, only the low pass component HH values in memory unit 116 are processed. The HH values are read from memory unit 116 and passed through the CONN_ROW block. 502 and CONN_COL block 504 as before, except that the control signals for control block 506 are modified to reflect the smaller metrix of data values being processed. The lime delay in the CONN_COL block 504 is also shortened to four time units because there are now only four low pass component HH values per row. The control signals to accomplish the octave 1 forward or wit manform on the data values in Figure 16 are shown in Figure 17. The corresponding data flow for the octave 1 forward row transform is shown in Figure 18. Likewise, the control signals to accomplish the cotave 1 forward or units form are shown in Figure 19, and the corresponding data flow for the octave 1 forward column transform as shown in Figure 19.

The resulting HHHH, HHHG, HHGH, and HHGG data values output from the column convolver CONV_COL block 504 are sent to memory unit 116 to overwrite only the locations in memory unit 116 storing corresponding HH data values as explained in connection with Figures 17 and 18 of copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Decompression". The result is an octave 1 sub-band decomposition stored in memory unit 116. This process can be performed on

large matrices-of-data values to generate sub-band decompositions having as many octaves as required. For ease of explanation and illustration, control inputs and dataflow diagrams are not shown for the presently described example for octaves higher than octave 1. However, control inputs and dataflows for octaves 2 and above can be constructed given the method described in copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Decompression" along with the octave 0 and octave 1 inchementation of that method described above.

Figure 21 illustrates e block diagram of one possible embodiment of control block 506 of Figure 5. Control block 506 comprises a counter 2102 and a combinatorial logic block 2104. The control signals for the forward and inverse discrete wavelet transform operations, as shown in Figures 10, 14, 17, 19, 22, 24, 26, and 28, are output onto the output leads of the combinatorial logic block 2104. The input signals to the control block 506 comprise the sync leads 201 which are coupled to A/D video decoder 110, the direction lead 538 which is coupled to REGISTERS block 536. The values of the signals on the register leads 538, 540, and 542 are downloaded to REGISTERS block 536. The values of the signals on the register leads 538, 540, and 542 are downloaded to REGISTERS block 536 of the video encoderiecoder chip 112 from data but 106 via register download but 782. The output leads of control block 506 comprise CONV_ROW control leads 546, CONV_COL control leads 548, DWT control leads 550, 552, and 554, memory control leads 254, end DWT address generator muxcontrol leads 556, DWT address generator write control leads 554, end DWT address generator write control leads 550.

Counter block 2102 generates the signels row_count, row_carry, col_count, col_carry, octave, and chennel, and provides these signals to combinateful legic block 2104. Among other operations, counter 2102 generates the signals row_count and row_carry by counting the sequence of data velues from 0 up to ximage,
where ximage represents the horizontal dimension of the image received on leads 540. Similerly, counter 2102
generates the signals col_count and col_cery by counting the sequence of deta values from 0 up to yimage,
where yimage represents the vertical dimension of the Image received on leads 542. The inputs to combinatorial logic block 2104 comprise the outputs of counter block 2102 es well es the inputs direction, ximage, yimage and sync to control block 506. The output control sequences of combinatorial logic block 2104 are combinatorially cenerated from the stands supplied to look block 2104.

After the Y data values of en image have been transformed, the chrominance components U and V of the image are transformed. In the presently described specific embodiment of the present/invention, e.41:1 format of Y.U.V values is used. Each of the U end V matrices of data values comprises helf the number of rows and columns as does the Y matrix of data values. The wavelet transform of each of these components of chrominence is similar to the transformation of the Y deter values except the line delays in the CONV_COL are shorter to accommodete the shorter row length and the size of the matrices corresponding to the matrix of Table 1 is smaller.

Not only does the discrete wavelet transform circuit of Figure 5 transform image data valuas into a multiocteve sub-band decomposition using a forward discrete wavelet transformation, but the discrete wavelet transform circuit of Figure 5 cen be used to perform a discrete inverse wavelet transform on transformed-image data to convert a sub-band decomposition back into the image domein. In one octave of en inverse discreta wavelet transform, the inverse column convolver 504 of Figure 5 operates on transformed-image data values read from memory unit 116 via leads 526. lines 528 and multiplexer mux 2 512 and the inverse row convolver 502 operates on the data values output by the column convolver supplied via leads 524, lines 525 and multiplexer mux 1510.

Figures 22 and 23 show control signals and data flow for the column convolver 504 of Figure 5 when column convolver 504 performs an inverse octave 1 discrete wevelet transform and transformed-image data located in memory unit 116. As illustrated in Figure 23, the data value output from adder/subtractor block 1326 of Figure 13 et time !=4 is 32(tb-9)HHHHQ₀₀* (c-0)HHHHQ₀₀). The column convolver therefore processes the first two values HHHHQ₀₀ and HHHQ₀₀ is accordance with the two coefficient start reconstruction filter (inverse transform filter) set forth in equation 52 of copending Petent Cooperation Treety (PCT) epplication filled March 30, 1994, entitled "Deta Compression end Decompression". Subsequently, blocks 1332 and 1326 output values indicating that the column convolver performs the four coefficient odd and even reconstruction filters (interleaved inverse transform filters) of equations 20 and 19 of copending Petent Cooperation Treety (PCT) epplication filted March 30, 1994, entitled "Deta Compression end Decompression". Fig. 21 listrates that the column convolver performs the two coefficient end reconstruction filter (inverse transform filter) on the last two data values HHHH₀₀ end HHHG₀₁ (see time !=20) of the first column of transformed data values in eccordence with equation 59 of copending Patent Cooperation Treety (PCT) application filled March 30, 1994, entitled "Deta Compression". The data values output from the column convolver of Figure 13 are supplied to the row convolver 502 of Figure 5 via lines 525 and multiplezer muxt 510.

Figures 24 and 25 show control signels and data flow for the row convolver 502 of Figure 5 when the row convolver performs an inverse octave 1 discrete wevelet transform on the data values output from the column

convolver. The column convolver 504 has received transformed values HHH $_{00}$... HHGH $_{01}$ and so forth as illustrated in Fig. 23 and generated the values HHH $_{01}$... HHG $_{01}$ and so forth, as illustrated in Fig. 22, onto output leads 524. Row convolver 502 receives the values HHH $_{02}$... HHG $_{03}$ and so forth as illustrated in Fig. 24 and generates the values HH $_{00}$. HH $_{01}$. HH $_{02}$ and so forth as illustrated in Fig. 24 onto output leads 520 of row convolver 502. The data flow of Fig. 25 indicates that the row convolver performs the start reconstruction filter on the first two data values of a row, performs the odd and even reconstruction filters on subsequent non-boundary data values, and performs the end reconstruction filter on the last two data values of a row. The HH data values output from row convolver 502 are written to memory unit 116 into the memory locations corresponding with the HH data values shown in Fig. 16.

To inverse transform the octave 0 data values in memory unit 116 into the imaga domain, the column convolver 504 and the row convolver 502 perform an inverse octave 0 discrete wavelet transform. Figures 28 and 27 show the control signals and the data flow for the column convolver 504 of figure 5 when the column convolver performs an inverse octave 0 discrete wavelet transform on transformed image data values in mamory unit 118. The data values output from the column convolver are then supplied to the row convolver 502 of Figure 5 via lines 528 and multiplexer muxt 510.

Figures 28 and 29 show control signels and data flow for the row convolver 502 of Figure 5 when the .row convolver performs an inverse octave 0 discrete wavelet transform on the data output from the column convolver to inverse transform the transformed-image data back to the image domain. Column convolver 504 receives transformed values Hb $_{00}$... GP $_{00}$ and so forth as illustrated in Fig. 27 and generates the values H $_{00}$... G $_{00}$ and so forth as illustrated in Fig. 28 onto output leads 524. Row convolver 502 receives the values H $_{00}$... G $_{00}$ and so forth, as illustrated in Fig. 28, and generates the inverse transformed data values Q $_{00}$, D $_{00}$, Q $_{00}$... D $_{00}$ and so forth, as illustrated in Fig. 28, onto output leads 520 of row convolver 502. The inverse transformed data values output from row convolver 502 are written to memory unit 114.

The control signals and the data flows of Figures 22, 23, 24, 25, 28, 27, 28 and 29 comprise the inverse transformation from octave 1 to octave 0 and from octave 1 to necessary of the control signals which control the control to control the control the control control control the control control control the control control the control c

After the inverse wavelet transform of the Y matrix of transformed data values is completed, the U and V matrices of transformed data values are inverse transformed one after the other in a similar way to the way the Y matrix was inverse transformed.

Figure 30 is a block diagram of the DWT address generator block 508 of Figure 5. The DWT address generator block 508 supplies read and/or write addresses to the memory units 116 and 114 for each octave of the forward and inverse transform. The DWT address generator block 508 comprises a read address generator portion and a write address generator portion. The read address generator portion comprises multiplaxer 3006, adder 3010, multiplaxer 3002, and resattable delay element 3014. The write address generator portion likewise comprises multiplexer 3008, adder 3012, multiplexer 3004, and resettable delay element 3016. The DWT address generator is coupled to the control block 506 via control leads 534, 556, and 544, to memory unit 116 via address leads 3022, and to memory unit 114 via address leads 3020. The input leads of DWT address generator 508 comprise the DWT address generator read control laads 534, the DWT address generator write control leads 544, and the muxcontrol lead 534. The DWT address generator read control leads 534, in turn, comprise 6 leads which carry the values coi_end_R, channel_start_R, reset_R, oct_add_factor_R, incr_R. base_u_R, and base_v_R. The DWT address generator write control leads 544, in turn, comprise leads which carry the values col_end_W, channel_start_W, reset_W, oct_add_factor W, incr W, base u W, and base v W. All signals contained on these leads are provided by control block 506. The output leads of DWT address ganarator block 508 comprise address leads 3022 which provide address information to memory unit 116, and address leads 3020 which provide address information to memory unit 114. The addresses provided on leads 3022 can be either read or write addresses, depending on the cycle of the DWT transform circuit 122 as dictated by control signal muxcontrol provided by control block 506 on lead 556. The addresses provided on leads 3020 are write-only addresses, because memory unit 114 is only written to by the DWT transform circuit 122

Memory locations of a two-dimensional matrix of data values such as the matrices of Table 1, Figure 12 and Figure 16 may have memory location addresses designated 0, 1, 2 and so forth, the addresses increasing by one laft to right across each row and increasing by one to skip from the right most memory location at the end of a row to the left most memory location of the next lower row. To address successive data values in a matrix of cotave 0 data values, the address is incremented by one to read each new data value D from the matrix.

15

For octave 1, addresses are incremented by two because the HH values are two columns apert as illustrated in Figure 16. The row number, however, is incremented by two tather than one because the HH values are located on every other row. The DWT address generator 508 in octave 1 therefore increments by two until the end of a row is reached. The DWT address generator then increments once by ximage + 2 as can be sean from Figure 16. For example, the last HH value in row 0 of Figure 16 is HH₀₀ at memory address 6 assuming HH₀₀ has an address of 0 and that addresses increment by one from left to light, row by row, through the detain values of the matrix. The next HH value is in row two, HH₁₀, at memory address 16. The incremant factor in a row is therefore incr = 2^{coose}. The increment factor at the end of a row is oct_add_factor = (2^{coose} -1) * ximage + 2^{coose} (7 coose 2 0, where ximage is the x-dimension of the image.

in some embodiments, the transformed Y data values are stored in memory unit 116 from addresses 0 through (ximage - yimage - 1), where yimage is tha y dimension of the matrix of the Y data values. The transformed U data values are then stored in memory unit 116 from address bees, up to bees, -1, where:

Similarly, the transformed V data values are stored in memory unit 116 at addresses beginning at address

The operation of the reed eddress generator portion in Figure 30 is representative of both the read and write portions. In operation, multiplever bees_mux 3002 of Figure 30 sets the read base addresses to be 0 for the Y chennel, base_u_R for the U chennel, and base_u_R for the V chennel, Multiplever 3002 is controlled by the control signals chennel_start, R which signifies when each Y, U, Y channel starts. Multiplever mux 3006 sets the increment factor to be incr_R or, et the end of each row, to oct_edd_factor_R. The opposite increment factor is supplied to edder 3010-which edds the increment factor to the current address present on the output leads of delay elements 3014 so es to generate the next reed address, next_eddr_R. The next reed address next_addr_R is then stored in the delay element 3014.

In some embodiments in accordance with the present invention, tables of incr. R and oct_edd_factor_R for each octave are downloaded to REGISTERS block 536 on the video encoder/decoder chip 112 et initialization via download registers bus 128. These tables are pessed to the control block 506 are not included in Figure 5. In other embodiments, velues of incr. R and oct_edd_factor_R are preciaculated in hardware from the velue of ximage using e small number of gates located on-chip. Because the U end V matrices heve half the number of columns as the Y metrix, the U and V jump tables are computed with ximage replaced by ximage. e. one bit shift. Because the tree encoder/decoder restricts ximage to be a multiple of 2007 + V> 2000.

the addition of 2^{ccome} in the oct_edd_factor is, in fect, concatenation. Accordingly, only the fector (2^{ccome_1}) • ximage must be calculated end downloeded. The jump tables for the U and Y addresses can be obtained from the Y addresses by shifting this factor one bit to the right and then concatenating with 2^{ccome_1}. Accordingly, appropriate deta velues of e metrix can be reed from e memory storing the matrix end processed deta velues can be written back into the matrix in the memory to the appropriate memory locations.

Figures 31 and 32 are book diagrams of one embodiment of the tree processor/encoder-decoder circuit 124 of Figure 1. Figure 31 illustrates the circuit in encoder mode and Figure 32 illustrates the circuit in decoder mode. Tree processor/encoder-decoder circuit 124 comprises the following blocks: DECIDE block 3112, PT_ADDR_GEN block 3114, quentizer block 3116, MODE_CONTROL block 3118, Huffman encoder-decoder block 3120, buffer block 3122, CONTROL_COUNTER block 3124, delay element 3126, deley element 3128, and VALUE_REG-ISTERS block 3130

The tree processor/encoder-decoder circuit 124 is coupled to FIFO buffer 120 vis input/output deta is add 130. The tree processor/encoder-decoder circuit 124 is coupled to memory until 116 vis en old frame data bus 3102, a new frame data bus 3104, an address bus 3108, and memory control buses 3108 end 3110. The VAL-UE_REGISTERS block 3130 of the tree processor/encoder-decoder circuit 124 is coupled to data bus 106 via a register download bus 128. Figures 31 and 32 libustrate the same physical hardware; the encoder end decoder configurations of the hardware are shown seperately for clerity. Although two data buses 3104 end 3102 are illustrated the spartately in Figure 31 to facilitate understanding, the new and old frame data buses may actually share the same pins on video encoder/decoder chip 112 so thet the new and old frame data are time multiplexed on the same leads 526 of memory unit 116 as illustrated in Figure 5. Control buses 3108 and 3110 of Figure 31 correspond with the control inse 2108 in Figure 5. The DVT address generator block 56 of the discrete wavelet transform circuit 124 access memory unit 116 therefore may use the same obvisical address. data and dates and the circuit 124 access memory unit 116 therefore may use the same obvisical address. data and control lines.

20

25

35

Figure 33 illustrates an embodiment of DECIDE block 3112. A function of DECIDE block 3112 is to receive a two-by-two block of data values from memory unit 115 for each of the old and new frames and from these two-by-two blocks of data values and from the signals on leads 3316, 3316, 3320, and 3322, to generate seven flags present on leads 3302, 3304, 3306, 3308, 3310, 3312 and 3314. The MODE_CONTROL block 3116 uses these flags as well as values from VALUE_REGISTERS block 3130 supplied via leads 3316, 3316 and 3320 to determine that mode in which the new two-by-two block will be encoded. The addresses in memory unit 116 at which the data values of the new and old two-by-two blocks are located and determined by the address enerator TP ADDR CEN block 3114.

The input signal on register lead 3316 is the limit value output from VALUE_REGISTERS Nock 3130. The input signal on register leads 3316 is the castep value output from VALUE_REGISTERS block 3130. The input signal on register lead 3320 is the compare value output from VALUE_REGISTERS block 3130. The input signal on register lead 3320 is the cotave value generated by TP_ADDR_GEN block 3114 as a function of the current location in the tree of the sub-bend decomposition. As described in copending Patent Cooperation Trees ty (PCT) application filed March 30, 1984, entitled *Data Compression* and Decompression* at equations 62-71, the values of the flags new, z. nz_flag, ording, no.flag, no.z. oz_flag, end motion, produced on leads 3302, 3304, 3306, 3308, 3310, 3312, and 3314, respectively, are determined in accordance with the following equations:

$$nz = \sum_{0 \le x, y \le 1} |new(x)| |y|$$
 (equ. 1)

$$oz=\sum_{0\leq x,\ y\leq 1}|old(x)(y)| \qquad (equ. 2)$$

$$no = \sum_{0 \le x : y \le 1} |new(x)[y] - old(x)[y]|$$
 (equ. 3)

nz_flag = nx < limit (equ. 4)
nofflag = no < compare (equ. 5)
origin = nz = no (equ. 5)
motion = ((nz + cx) << octave)
$$\leq$$
 no (equ. 7)
naw_z = |naw |z| |y| < oxep,
for $0 \leq x, y \leq 1$ (equ. 8)
no_z = |new |z| |y| - colfx| |y| | < oxep,
for $0 \leq x, y \leq 1$ (equ. 9)
oz_flag = colfx| |y| = 0,
for all $0 \leq x, y \leq 1$ (equ. 10)

The DECIDE block 3112 comprises subtractor block 3324, ebsolute value (ABS) blocks 3326, and 3330, summation blocks 3334, and 3336, comperator blocks 3338, 3340, 3342, 3344, 3348, 3350, and 3352, adder block 3354, and shift register block 3356. The value output by ABS block 3326 is the absolute value of the data value nem/s[ji] on leads 3104. Similarly, the value output by ABS block 3326 is the absolute value of the data value of spilly on leads 3107. The value output by ABS block 3330 is the absolute value of the data value of spilly on leads 3107. The value output by ABS block 3330 is the absolute value of the data value of spilly on leads 3102 if the value of the data value of the data values new[ji] and old[ji][ji]. Comparator 3338, coupled to the output by block 3406 ABS block 3326, unsesserts new z [18] on lead output 302 if date is less than the value output by block 3326. Block 3332 sums the last four values output from block 3326 and the value output by block 3326. This value corresponds to ne lead 3034 films is greater than or equal to the value of limit 3316. The flag nz_flag 304 is asserted on lead 3034 films is greater than or equal to the value of the values output by block 3326. This values output by block 3326 and 3334 sers added together by block 3326, the values output by block 3355 shifts the value received to the left by octave bis. Summation block 3336 adds the four most recent values output by block 3042 comparator block 3356 of the value output by block 3050. Comparator block 3354 compares the value output by block 3050 to the value output by block 3050 to the value output by block 3050.

339C and asserts the motion flag in accordance with equation 7. The origin flag on output lead 3306 is asserted when the value output by block 3332 is less than the value output by 3336. This value corresponds to origin in equation 6 above. The value output by block 3348 is compared to the value compare by block 3348 such that flag nofleg is asserted when compare is greater than the value output from block 3336. Block 3346 compares the value output by block 3350 to the value ostep such that flag no_z is unasserted when ostep is less. This corresponds to flag no_z in equation 9. The old input value on leads 3102 is compared to the value 0 by block 3350 such that flag oz_flag on lead 3312 is asserted when each of the values of the old block is equal to 0. This corresponds to oz_flag in equation 10 above. The seven flags produced by the DECIDE block of Fligure 33 are passed to the MODE_CONTROL block 3180 of othermine the next mode.

The trae processor/ancoder-decoder circuit 124 of Figura 31 comprises delay elements 3126 and 3128. Delay element 3126 is coupled to the NEW portion of memory unit 116 via new frame data bus 3104 to receive the value new(x)[i]). Delay element 3128 is coupled to the OLD portion of memory unit 116 via old frame data bus 3102 to receive the value old[x][i]. These delay elements, which in some embodiments of the invention are implemented in static random access memory (SRAM), serve to delay thair respective input values rasid from memory unit 116 for four cyclas before the values are supplied to quantizer block 3116. This dately is needed because the DECIDE block 3112 introduces a four-cycla delay in the dataflow as a result needing to raad the four most recant data values before the new mode in which those data values will be encoded is determined. The delay alements therefore synchronize signals supplied to quantizer block 3116 by the MODE_CONTROL block 3116 with the values read from memory unit 116 which er-supplied to quantizer block 3116.

The tree processor/ancoder-decoder circuit 124 of Figures 31 and 32 comprises a VALUE_REGISTERS block 3130. The VALUE REGISTERS block 3130 serves the function of receiving values from an external source and asserting these values onto leads 3316, 3318, 3320, 3132, 3134 and 3136, which are coupled to other blocks in the trea processor/ancoder-decoder 124. In the presently described embodiment the external source is data bus 106 and VALUE_REGISTERS block 3130 is coupled to data bus 106 via a download register bus 128. Register leads 3316 carry a signal corresponding to the value of limit and are coupled to DECIDE block 3112 and to MODE CONTROL block 3118. Register leads 3318 carry signals indicating the value of gstep and are coupled to DECIDE block 3112 and to MODE_CONTROL block 3118. Register leads 3320 carry signals indicating the value of compare and are coupled to DECIDE block 3112 and to MODE_CONTROL block 3118. Register leads 3132 carry signals indicating the value of ximage and are coupled to TP ADDR GEN block 3114 and to MODE_CONTROL block 3118. Register leads 3134 carry signals indicating the value of yimage and are coupled to TP_ADDR_GEN block 3114 and to MODE_CONTROL block 3118. Register lead 3136 carries a signal corresponding to the value of direction and is coupled to TP ADDR GEN block 3114. MODE_CONTROL block 3118, buffar block 3122, Huffman encoder-decoder block 3120, and quantizar block 3116. To clarify the illustration, only selected ones of the connections between the VALUE_REGISTERS block 3130 and other blocks of the tree processor/encoder-decoder circuit 124 are illustrated in Figures 31 and 32. VALUE_REGISTERS block 3130 is, in some embodiments, a memory mapped register addressable from bus 106.

Figure 34 is a block diagram of an embodiment of address generator TP ADDR GEN block 3114 of Figure 32. Tha-TP_ADDR_GEN block 3114 of Figure 34 generates addresses to access selected two-by-two blocks of data values in a tree of a sub-band decomposition using a counter circuit (see Figures 27-29 of copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Dacompression" and the corrasponding text). Figure 34 illustrates a three-octava counter circuit. The signals supplied to TP_ADDR_GEN block 3114 are provided by MODE_CONTROL block 3118, CONTROL_COUNTER block 3124, and VALUE REGISTERS block 3130. MODE CONTROL block 3118 is coupled to TP ADDR GEN block 3114 by leads 3402 which carry the three bit value naw_mode. CONTROL_COUNTER 3124 is coupled to TP ADDR_GEN block 3114 by leads 3404 and 3406 which carry signals read_enable and writa_anable, respectively, VALUE_REGISTER block 3130 is coupled to TP_ADDR_GEN block 3114 by register leads 3132 which carry a signal indicating the value of ximaga. The output leads of TP_ADDR_GEN block 3114 comprise tree processor address bus 3106 and octave leads 3322. The address generator TP_ADDR_GEN block 3114 comprises a series of separate counters: counter TreeRoot x 3410, counter TreeRoot_y 3408, counter C3 3412, counter C2 3414, counter C1 3416, and counter sub_count 3418. TP_ADDR_GEN block 3114 also comprises CONTROL ENABLE block 3420, multiplexer 3428, multiplexer 3430, NOR gate 3436, AND gates 3422. 3424 and 3426, AND gates 3428, 3430 and 3432, multiplier block 3432 and adder block 3434.

Countar TreeRoot_x 3410 counts from 0 up to \$\frac{\text{zinege}}{20CT+1}\$ - 1 and countar TreeRoot_y 3408 counts from 0 up to \$\frac{\text{zinege}}{20CT+1}\$ - 1, where OCT is the maximum number of or claves in the decomposition. Counters C3, C2, C1, and sub-count are each 2-bit counters which count from 0 up to 3, and then return to 0. Each of these counters

takes on its next value in response to a respective count enable control signal supplied by CONTROL_ENABLE block 3420. Figure 34 shows count enable control signals x_en, y_en, c3_en, c2_en, c1_en, and sub_en, being supplied to the counters TreeRoot_x_TreeRoot_y_C_3C_2C_1 and sub_count, respectively. When one of the counters reaches its maximum value, the counter asserts a carry out signal back to the CONTROL_ENABLE block 3420. These cerry out signals are denoted in Figure 34 as x_carry, y_carry, c2_carry, c2_carry, c1_carry, and sub_carry.

CONTROL_ENABLE block 3420 responds to input signal new_mode on leads 3402 and to the carry out signals to generate the counter enable signals. The octave signal output by CONTROL_ENABLE is the value of the octave of the transform of the data values currently being addressed. The c1_carry, c2_carry, and c3_carry signals are logically ANDed with the write, enable signal supplied from CONTROL_COUNTER block 450 before entering the CONTROL_ENABLE block 3420. This AND operation is performed by AND getes 3422, 3424, and 3426 as shown in Figure 34. The counter enable signals from CONTROL_ENABLE block 3420 are logically ANDed with the signal resulting from the logical ORing of read_enable and write_enable by OR gate 3436. These ANDing operations are performed by AND gates 3428, 3430, and 3432 as shown in Figure 34. AND gates 3422, 3424, 3426, 3430, and 3432 function to gate the enable end carry signals with the read_enable end write_enable signals such that the address space is cycled through twice per state, once for reading and once for writing.

The CONTROL_ENABLE block 3420 outputs the enable signals enabling selected counters to increment when the count value reaches 3 in the case of the 2-bit counters 3412, 3414, and 3418, or when the count value reaches $\frac{zimage}{20CT+1}$ - 1 in the case of TreeRoot_x 3410, or when the count value reaches $\frac{zimage}{20CT+1}$ - 1 in the case of TreeRoot_x 3408. The resulting x end y addresses of a two-by-two block of data values of a given octeve in a matrix of data values are obtained from the signals output by the various counters as follows:

5	x = TreeRoot_x	C3(2)	C2(2)	C1(2)	sub_	count(2) (6	qu.	11)	
	y = TreeRoot_y	C3(1)	. C2(1)	C1(1)	sub	count(1) (e	Qυ.	12)	
	For octave = 1:				_				•	
	x = TreeRoot_x	C3(2)	C2(2)	sub_cc	ount(2)	0	(equ	J. 1	3)	
	y = TreeRoot_y	C3(1)	C2(1)	sub_cc	ount(1)	0	(eq.	J. 1	4)	
	For octave = 2:				٠,				•	
	x = TreeRoot_x	C3(2)	sub_c	ount(2)	0	0 (equ.	15)		
	y = TreeRoot_y	C3(1)	sub_c	ount(1)	0	0 (equ.	16)		

25

Figure 34 and equations 11-16 illustrate how the x and y eddress component values are generated by multiplexers 3428 end 3430, respectively, depending on the value of octave. The (2) in equations 11-16 denotes the least significant bit of e 2-bit counter whereas the (1) denotes the most significant bit of a 2-bit counter. TreeRoot_x and TreeRoot_y are the multible values output by counters 3410 and 3408, respectively. The output of multiplex 3430 is supplied to multiplier 3432 so that the value output by multiplexer 3430 is multiplied by the value output by multiplexer 3430 is multiplied by edder block 3434 resulting in the actual address bed and deress but 3106 and to memory unit 116.

Appendix A discloses one possible embodiment of CONTROL_ENABLE block 3420 of a three octave address generator described in the hardwere description lenguage VHDL. An overview of the specific implementation given in this VHDL code is provided below. The CONTROL_ENABLE block 3420 illustrated in Figure 34
and disclosed in Appendix A is a sate mentine which fallelives trees of a sub-band decomposition to be ascended
or descended as required by the encoding or decoding method. The CONTROL_ENABLE block 3420 generates enable signals such that the counters generate four addresses of a two-by-two block of data values at a
location in a tree designated by MODE_CONTROL block 3111 instructions from the MODE_CONTROL block
3118 are read via leads 3402 which cerry the value new_mode. Each state is visited for four consecutive cycles
so that the four addresses of the block are output by enabling the appropriate counter C3 3412, C2 3414 or
C1 3416. Once the appropriate counter reaches a count of 3, a carry out signal is sent back to CONTROL_ENABLE block 3420 so that the most state is entered on the next cycle.

Figure 35 is a state table for the TP_ADDR_GEN block 3114 of Figure 34 when the TP_ADDR_GEN block 3114 traverses all the blocks of the tree illustrated in Figure 36. Figure 35 has rows, each of which represents the generation of four address values of a block of data values. The (0.3) designation in Figure 35 represents the four values output by a counter. The names of the states (i.e. up0, up1, down1) do not indicate movement up or down the blocks of a tree but rather correspond with state names present in the VHDL code of Appendix A. (in Appendix A, the states down1, down2 and down3 are all referred to as downt to optimize the implementation.) The state up0 in the top row of Figure 35, for example, corresponds to addressing the values of two-byt-wo block located at the root of the tree of Figure 35. In the tree of Figure 35 there are three octaves. After

these four addresses of the two-by-two block at the root of the tree are generated, the tree may be ascended to octave 1 by entering the state upl.

Figure 36 illustrates a complete traversal of all the data values of one tree of a 3-octave sub-bend decomposition as well as the corresponding states of the CONTROL_ENABLE block of Figure 35. One such tree exists for each of the "GH." "Affe and "GG" sub-bends of a sub-bend decomposition.

First, before a tree of the sub-band decomposition is traversed, all low pass HHHHHH component values of the decomposition are addressed by setting counter sub_count to output 00. Counter C3 3412 is incremented through its four values. Counter TreeRoot_x is then incremented end counter C3 3412 is incremented through its four values again. This process is the peated until TreeRoot_x reaches its maximum value. The process is then repeated with TreeRoot_y being incremented. In this menner, all HHHHHHHH ow pees components era accessed. Equations 15 and 16 are used to compute the addresses of the HHHHHH low pees component data values.

Next, the blocks of the "GH" subbend of a tree given by TreeRoot_x and TreeRoot_y are addressed. This "GH" subband corresponds to the velue sub-count = 10 (sub-count (1) = 1 end sub-count (2) = 0). The up0 state shown in Figure 35 is used the generate the four addresses of the root block of the "GH" tree in accordance with equation 15. The uplistete shown in Figure 35 is then used such thet eddresses corresponding to equations 13 and 14 are computed to access the desired two-by-two block of data values in octave 1. The four two-bytwo blocks in octeve 0 ere then eccessed in eccordence with equations 11 and 12. With TreeRoot x and Tree-Root y and sub-count untouched, the states zz0, zz1, zz2 and zz3 are successively entered, four-eddresses being genereted in each state. After each one of these four states is exited, the C2 counter 3414 is incremented by CONTROL ENABLE block-3420 via the c2 en signel once in order to move to the next octave 0 block in that brench of the tree. After incrementing in state zz3 is completed, the left hand branch of the tree is exhousted. To move to the next two-by-two block, the C3 counter 3412 is incremented and the C2 counter 3414 is cycled through its four values to generate the four addresses of the next octave 1 block in state downl in accordence with equations 13 end 14. In this way, the TP_ADDR_GEN block 3114 generates the eppropriate addresses to treverse the tree in eccordence with instructions received from MODE_CONTROL block 3118. When the traversal of the "GH" sub-bend tree is completed, the traversal of the sub-band decomposition moves to the corresponding tree of the next sub-bend without chenging the velue of TreeRoot x and TreeRoot y. Accordingly, a "GH" "HG" and "GG" femily of trees are treversed. After ell the blocks of tha three sub-band trees 30 have been traversed, the TreeRoot x end TreeRoot y velues are changed to move to enother femily of subband trees.

To move to the next family of sub-bend trees, the counter TreeRoot_x 3410 is incremented, and the C3 3412, C2 3414, C1 3416 counters ere returned to 0. The process of treversing the new 'Ght' tree under the control of the MODE_CONTROL block 3118 proceeds as before. Similarly, the corresponding 'Hot' and 'Got' trees are traversed. After TreeRoot_x 3410 rechee its finel value, e whole row of tree femilies hee been seerched. The counter TreeRoot_y 3408 is therefore incremented to move to the next row of tree femilies. This moress may be continued until led of the trees in the decomposition have been processed.

The low pess component HH-HH-HH (when sub_count = 00) does not heve a tree decomposition. In accordance with the present embodiment of the present invention, ell of the low pess component data values are read first as described above and are encoded before the tree encoder reads and encodes the three subbends. The eddress of the date values in the HH-HH-HH subbend are obtained from the octave 3 x and y addresses with sub_count = 00. Counters G3 3412, Tree Root_x 3410, end TreeRoot_y 3408 run through their respective values. After the low pass component data values and all of the trees of ell the sub-bends for the Y data values.

Although ell the blocks of the tree of Figure 36 ere traversed in the ebove exemple of e tree traversal, the MODE_CONTROL block 3118 mey under certain conditions decide to ceese processing date values of e perticular branch end to move to the next brench of the tree es set forth in copending Petent Cooperation Treety (PCT) application filed Merch 30, 1994, entitled "Deta Compression end Decompression". This occurs, for example, when the velue new_mode output by the MODE_CONTROL block 3116 indicates the mode STOP. In this case, the state machine of CONTROL_ENABLE block 3420 will move to, depending on the current location in the tree, either the next brench, or, if the brench just completed is the lest branch of the last tree, the next tree.

Figure 34 illustrates control signal inputs reed_enable end write_enable being supplied to TP_ADDR_GEN_ block 3114. These enable signals are provided because the reading of the new/dd blocks and the writing of the updated values to the old freme memory occur et different times. To avoid needing two eddress generators, the enable signals of the counters C3 3412, C2 3414, and C1 3416 are logically ANDed with the logical OR of the reed_enable end write_enable signals. Similarly, the carryout signals of these counters are logically ANDed with the write_enable signal. During time periods when the newloid blocks are read from memory, the

read_enable signal is set high and the write_enable signal is set low. This has the effect of generating the addresses of a two-by-two block, but disabling the change of state at the end of the block count. The counters therefore return to their original values they had the start of the block count so that the same sequence of lour address values will be generated when the write_enable signal is set high. This time, however, the carry out is enabled into the CONTROL_ENABLE block 3420. The next state is therefore entered at the condusion of the block count. In this manner, the address space is cycled through twice per state, once for reading and once for writino.

Figure 37 is a block diegram of one embodiment of quantizer block 3116 of Figure 31. As shown in Figure 31, quantizer block 3116; a buffmen encoder-block 3120, delay block 3128, and VALUE_REGISTERS block 3130. Input lead 3702 carries the signel difference from MODE_CONTROL block 3118 which determines whether a difference between the new frame and ofd frame is to be quantized or whather the new frame alone is to be quantized or whather the new frame alone is to be quantized. Values new[x][y] and old[x][y] are supplied on lines 3704 and 3706, respectively, and represent values from memory unit 116 dalayed by four clock cycles. Input leads 3708 and 3710 carry the values sign_inv and qindaz_inv from the Huffman encoder-decoder block 3120, respectively. Register leads 3318 and 3136 carry signals corresponding to the values uses and direction from AULD ERGISTERS block 3102, respectively.

During encoding, quantizer block 3116 parforms quantization on the values new[x][y], as dictated by the signal difference and using the values old[x][y], and generates the output values gindex onto output leads 3712, sign onto output leads 3714, and a quantized end then inverse quantized value old[x][y] onto deta bus 3102. The quantized and inverse quantized value old[x][y] is written back into memory unit 116.

During decoding, quantizer block 3116 parforms inverse quantization on the values old[x][y], as dictated by the signals difference, sign_inv, and gindex_inv, and generates an inverse quantized value, old[x][y], which is supplied to the old portion of memory unit 116 via bus 3102. Lead 3136 carries the value direction supplied by the VALUE REGISTERS 3130.

25

The value direction controls whether the quentizar operates in the ancoder mode or the decoder mode. Figure 37 illustrates that multiplexars 3716 and 3718 use the direction signel to pass signals corrasping to the appropriate mode (sign and qindax for encoder mode; sign_lnv and qindex, lmv for decoder mode). Multiplexar 3720 passes either the difference of the new and old data values or passes the new value depending on the value of the difference signal. Absolute value block ABS 3722 convarts the value output by multiplexar 3720 to absolute value form and supplies the absolute value form value to block 3724. The output leads of multiplexar 3720 are also coupled to sign block 3726. Sign block 3726 generates a sign signal onto lead 3714 and to multiplexar 3716.

Block 3724 of the quantizer block 3116 is an human visual system (HVS) weighted quantizer having a threshold of getep. The value on input leads 3728 denoted mag in Figure 37 is quantized via a modulo-quetep division (see Figures 30 and 31 of copending Patent Cooperetion Trasty (PCT) application filled March 30, 1994, entitled "Data Compression and Decompression" and the corresponding taxt). The resulting quantized index value qindax is output onto leads 3712 to the Huffman encoder block 3120. Multiplexer 3716 receives the sign signal on leads 3714 from block 3726 and also the sign, inv slaps on leads 3706. Multiplexer 3716 passes the sign value in the ancoder mode and passes the sign, inv value in the decoder mode. Likawise, multiplexer 3718 has as two inputs, the qindex signal on leads 3712 and the qindax, inv value in the decoder mode. Invested the value quantizer block 3730 inverse quantizer block 3730 inverse quantizes the value output by multiplexer 3718 by the value gatap to generate the value qvalue. Block NEG 3732 reverses the sign of the value on the output lead of block 3730, denoted qvalue in Figure 37. Multiplexer 3734 chooses between the positive and negative versions of qvalue as determined by the signal output from multiplexer 3736.

In the encoder mode, if the difference signal is asserted, then output leads 3712 qindex carry the quentized magnitude of the difference between the naw and old data values and the output leads 3736 of multiplaxer 3734 carry the inverse quantization of this quantized magnitude of the difference between the new and old values. In the encoder mode, if the difference input is deasserted, then the output leads 3712 qindex carry only the quantized magnitude of the new data value and the value on leads 3736 is the inverse quantization of the quantized magnitude of the new data value.

Adder block 3738 adds the inverse quantized value on leads 3736 to the old/s/[t/) data value and supplies the result to multiplexer 3740. Accordingly, when the difference signal is asserted, the difference between the old inverse quantized value on leads 3708 and the inverse quantized value produced by inverse quantizer 3730 is determined by adding in block 3738 the opposite of the inverse quantized output of block 3730 to the old inverse quantized value. Multiplexer 3740 passes the output of adder block 3738 back into the OLD portion of memory unit 116 via bus 3102. If, on the other hand, the difference signed is not asserted, then multiplexer 3740 passes the value on leads 3736 to the OLD portion of memory unit 116 via bus 3102. Accordingly, a frame

of-inverse quantized values of the most recently encoded frame is maintained in the old portion of memory unit 116 during encoding.

In accordance with one embodiment of the present invention, the value of ostep is chosen so that ostep = 2°, where 0.5 n ≤ 7, so that quantizer block 3724 and inverse quantizer 3730 perform only shifts by n bits. Block 3724 then becomes in VHDL, where >> denotes a shift to the left, and where mag denotes the value output by block 3722:

```
CASE n is

WHEN 0 => qindex: = mag;

WHEN 1 => qindex: = mag >> 1;

WHEN 7 => qindex: = mag >> 7;

END CASE;

Similarly, block 3730 is described in VHDL as follows:

CASE n is

WHEN 0 => qvalua := qindex;

WHEN 1 => qvalua := (qindex << 1) & 10°;

WHEN 2 => qvalue := (qindex << 2) & 101°;
```

15

20

WHEN 7 => qvalue: = (qindex << 7) & "0111111"; where < denotes a shift to the right and where & denotes concetenation. The factor concatenated after the shift is 2°-1.

The tree processor/encoder-decoder circuit 124 of Figure 31 also includes a MODE_CONTROL block 3118, in the encoder mode, MODE_CONTROL block 3118 determines mode changes as set forth in copending Patent Cooperation Treaty (PCT) application filled March 30, 1994, entitled "Data Compression and Decompression" when trees of data values are traversed to compress the data values into a compressed data stream. In the decoder mode, MODE_CONTROL block 3118 determines mode changes as set forth in copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Decompression" when trees of data values are recreated from an Incoming compressed data stream of tokens and data

MODE_CONTROL block 3118 receives signals from DECIDE block 3112, CONTROL_COUNTER block 3124, TP_ADDR_GEN block 3114, and VALUE_REGISTERS block 3130. MODE_CONTROL block 3118 receives the seven flag values from DECIDE block 3112. The input from CONTROL_COUNTER block 3124 is a four-bit state vector 3138 indicating the state of the CONTROL_COUNTER block 3124. Four bits are needed because the CONTROL_COUNTER block 3124 can be in one of nine states. The input from TP_ADDR_GEN block 3114 is the octave signal carried byleads 3322. The VALUE_REGISTERS block 3130 supplies the values on leads 3316, 3318, 3320, 3132, 3134, and 3136 to MODE_CONTROL block 3118. Additionally, in the decoder mode, buffer 3122 supplies taken values which are not Huffman decoded onto leads 3202 and to the MODE_CONTROL block 3118 as shown in Flagura 32.

MODE_CONTROL block 3118 outputs a value new mode which is supplied to TP_ADDR_GEN block 3114 via leads 3402 as well as a token length value T_L which is supplied to buffar block 3122 via leads 3140. In the encoder mode, MODE_CONTROL block 3118 also generates and supplies tokens to buffar block 3122 via leads 3202. Leads 3202 are therefore bidirectional to carry token values from MODE_CONTROL block 3118 to buffer block 3122 in the forward mode, and to carry token values from buffer 3122 to MODE_CONTROL block 3118 in the decoder mode. The token length value T_L on the other hand, is supplied by MODE_CONTROL block 3118 also generates the difference signal and supplies the difference signal to quantizar block 3116 via lead 3142. MODE_CONTROL block 3118 asserts the difference signal when differences between new and old values are to be quantized and dasserts the difference signal when differences between new and old values are to be quantized and dasserts the difference signal when differences between new and old values are to be quantized and dasserts the difference signal when differences between new and old values are to be quantized and dasserts the difference signal when differences between new and old values are to be quantized and dasserts the difference signal when differences between new and old values are to be quantized to be quantized.

In the encoding process, the MODE_CONTROL block 3118 initially assumes a mode, called pro_mode, from the block immediately below the block presently being encoded in the present tree. For example, the blocks in Figure 36 corresponding to states zol, ... zol in the left-most branch inherit their respective pro_modes from the left-most octave 1 block. Similarly, the left-most octave 1 block in Figure 36 inherits its pro_mode from the root of the tree in octave 2. After the data values of the new and old blocks are read and after the DFCIDE block 3112 has centrated the flass for the new block as described above, the state machine of

MODE_CONTROL block 3118 determines the new_mode for the new block based on the new data values, the flags, and the pro-mode. The value of new_mode, once determined, is then stored as the current mode of the present block in a mode latch. There is one mode latch to reach octave of a tree and one for the low pass data values. The mode latches form a stack pointed to by octave so that the mode latches contain the mode in which each of the blocks of the tree was encoded.

The tree processor circuit of Figures 31 and 32 also comprises a Huffmen encoder-decoder block 3120. In the encoder mode, input s to the Huffman encoder-decoder block 3100 are supplied by quentizer block 3116. These inputs comprise the qindex value and the sign signel and are carried by leads 3712 and 3714, respecively. The outputs of Huffman encoder-decoder 3120 comprise the Huffman encoded value on leads 3142 and the Huffman length H_C on leads 3144, both of which are supplied to buffer block 3122.

In the decoder mode, the input to the Huffman encoder-decoder block 3120 is the Huffman encoded value carried by leads 3204 from buffer block 3122. The outputs of the Huffman encoder-decoder 3120 comprise the Huffman length H_L on leads 3144 and the sign_inv and qindex_inv values supplied to quantizer block 3116 vie leads 3708 and 3710, respectively.

The Huffman encoder-decoder block 3120 implements the Huffman table shown in Table 2 using combinetorial logic.

		1,000					
20	qindex ·	Huffman code					
	-38512	110000001111111					
	-2237	1 1 0 0 0 0 0 0 1 1 1 1 (qindex -22)					
25	-721	1 1 0 0 0 0 0 0 (gindex -7)					
	-6	11000001					
	1 :						
		•					
30		·					
	-2	1101					
	-1	1 1 1					
35	0	0					
35	1	101					
	2	1001					
40	•						
- 1	6	10000001					
Ì	7 21	1 0 0 0 0 0 0 0 (qindex -7)					
45	22 37	1 0 0 0 0 0 0 0 1 1 1 1 (qindex -22)					
l	38 511	10000000111111111					

Table 2

In the encoder mode, qindex values are converted into corresponding Huffman codes for incorporation into the compressed data stream. Tokens generated by the MODE_CONTROL block 3118, on the other hand, are not encoded but rather are written directly into the compressed data stream.

Figure 38 illustrates one possible embodiment of buffer block 3122 of Figures 31 and 32. The function of buffer block 3122 in the encoder mode is to assemble encoded data values and tokens into a single serial compressed data stream. In the decoder mode, the function of buffer block 3122 is to deassemble a compressed serial data stream into encoded data values and tokens. Complexity is introduced into buffer block 3122 due to the different lengths of different Huffman encoded data values. As illustrated in Figure 31, buffer 3122 is coupled to FIFO buffer 120 via input-output leads 130, to MDDE CONTROL block 3118 via boken value leads 3202 and token-length leads 3140, to Huffman encoder-decoder 3120 via leads 3144 and Huffman length leads 3144, to CONTROL_COUNTER 3124 via cycle select leads 3802, and to VALUE_REGISTERS 3130 via leads 3146.

The direction signal canied on leads 3136 from VALUE_REGISTERS block 3130 determines whether the block 3122 operates in the encoder mode or in the decoder mode. In encoder mode, multiplexers 3804, 3808, 3808 and 3814 select the values corresponding to their "E" inputs in Figure 38. In the encoder mode, the buffer block 3122 processes the Huffman encoded value signal present on leads 3142, the tokan value signal present on leads 3202, the cycle select signal on leads 3802, the Huffman length signal H_L on leads 3144, and the token length signal T_L on leads 3140. The cycle select signal supplied by CONTROL_COUNTER.block 3124 via.leads.3802, is supplied to multiplexers 3810 end 3812 to control whather a Huffman encoded value (received from Nuffman encoder-decoder block 3120) or whether a non-encoded token value (received from MODE_CONTROL block 313) the value presentive being assembled into the outbut data stream.

Figure 39 illustrates a simplified diagrem of the buffer block 3122 of Figure 38 when configured in encoder mode. The value s_i is a running modulo sixteen sum of the input token length values and Huffman value length values. The circuit which determines s_i comprises adder block 3902, modulo sixteen divider block 3904, and delay block 3906. When the incoming length velue added to the prior value s_i produces a length result of sixteen or greater, block 3904 subtracts sixteen from this length result to determine the new value of s_i. Comparator block 3908 elso sends a signal high_low to input lead 3916 of multiplexer 3901 indicating that s_i has exceeded sixteen. Figure 39 shows a barrel shifter 3912 recaiving date input values from the output data leads of multiplexer 3901 end from the output data leads of multiplexer 3915. Berrel shifter 3912 sends a 32-bit output signal to a 32-bit buffer 3914 constitutes the encoded bit stream output of the video encodardecoder chip which is output on lingut/output leads 130.

When the prior value of s, plus the incoming value length is sisteen or greater, then the lower sixteen bits of buffer 3914 are sent out to FIFO buffer 120 and multiplexer 3801 is set to pass the upper sixteen bits of buffer 3914 beck into the lower sixteen bit postitions in barrel shifter 3912. The values s₁ is than decremented by sixteen. These passed back bits will next become some of the bits in the lower sixteen bits of buffer 3914, on which a subsequent incoming encoded value or token received from multiplier 3810 will be stacked by the barrel shifter starting at location S, to make sixteen or more pecked bits.

Alternetively, if the value of s, plus the length of the new incoming value is less than sixteen, then multiplexer 3901 is controlled to pass the lower sixteen bits of buffer 3914 back to berrel shifter 3912 and no bits are applied to FIFO buffer 120. The bits of e subsequent incoming encoded value or taken from multiplexer 3810 will be stacked on top of the bits of prior encoded data values or tokens in barrel shifter 3912. Because the value S, did not exceed shirten, s, is not decremental by sixteen.

Figure 40 illustrates a typical output of the barrel shifter 3912 of the buffer 3122 in encoder mode. The maximum length of a Huffman encoded word is sixteen bits. All beans are two bits in length, where length is the number of bits in the new encoded value or token. The value's in Figure 40 indicates the bit position in the barrel shifter. 3912 immediately following the lest encoded data value or token present in the barrel shifter. Accordingly, e new encoded value or token is written into barrel shifter 3914 at positions a... a *- length. The resulting 32-bit output of the berrel shifter is rewritten to the 32-bit buffer 3914. The competed block competes the new value of s *- length to sixtean. If this subuse s *- length is sixteen or greater as illustrated in Figure 40, then the control signal high_low on multiplexer input lead 3916 is asserted. The lower sixteen bits of the buffer are therefors already completely packed with either bits of data values endor with bits of tokens. These lower sixteen bits are therefors exclude with sixteen of the sixteen bits are therefors exclude sulues and/or tokens, are sent back to the lower sixteen bits within are incompletely packed with deta values and/or tokens, are sent back to the lower sixteen bits are shifter so that the remaining unpacked bits in the lower sixteen bits can be packed with new data bits or new loken hits.

If, on the other hand, this value s + length is fifteen or less, then there remain unpacked bits in the lower sixteen bit positions in barrel shifter 3912. These lower bits in barrel shifter 3912 can therefore not yet be output via buffer 3914 onto lines 130. Only when s + length is sixteen or greater will the contents of barrel shifter 3912 be written to buffer 3914 so that the lower sixteen bits will be output via leads 130.

In the decoder mode, buffer 3122 receives an encoded data stream on leads 130, the token length signal T_L on leads 3140 from MODE_CONTROL block 3118, the Huffman encoded length signal H_L on leads 3144, and the control signal cycle select on lead 3802. Multiplexers 3804, 3806, and 3808 are controlled to select values on their respective 'D' inputs. Cycle select signal 3802 selects between the Huffman encoded length H_L and the token length T_L depending on whether a data velue or a token is being extracted from the in-

coming data stream.

10

Figure 41 illustrates a simplified diagram of the buffer block 3122 configurad in the decoder mode. The values is a running modulo thirty-two sum of the input token length values and Huffman value length values. The circuit which determines the value of s, comprises adder block 4002, modulo thirty-two divider block 4004, and delay block 4006. When the incoming length value added to s, results in a value greater than thirty-two, modulo thirty-two divider block 4004 subtracts thirty-two from this value. A comperator block 4008 sends a signal to buffer 3914 indicating when s, has reached a value greater than or equal to thirty-two. Additionally, comparator block 4008 sends a signal to both buffer 3914 and to multiplexers 3901 and 4010 indicating when s, has reached a value greater than or equal to bistieen.

Buffer 3122 in the decoder mode also comprises buffer 3914, multiplexers 3901 and 4010, and barrel shifter 4012. In the case of a Huffmen encoded data value being the next value in the incoming data stream, sixteen bits of the encoded data streem that are present in barrel shifter 4012 are passed via output leads 3204 to the Huffman decoder block 3120. The number of bits in the sixteen bits that represent an encoded data value depends on the data value itself in accordance with the Huffman code used. In the case of a token being the next value in the incoming data stream, only the two most significant bits from barrel shifter 4012 are used as the token value which is output onto leeds 3202 to MODE_CONTROL block 3118. The remaining fourteen bits are not output during this cycla. After a number of bits of either an encoded data value or a two-bit token is output, the value of si is updeted to point directly to the first bit of the bits in barrel shifter 4012 which follows the bit lest output. The circuit comprising edder block 4002, module block 4004, and dalay element 4006:adds the length of the previously output value or token to s, modulo thirty-two to determine the starting location of the next value or token in berrel shifter 4012. Comperator block 4008 eveluates the value of s, plus the incoming length velue, and transmits an active value on lead 4014 when this velue is greater than or equal to sixteen end also transmits an active value on leed 4016 if this velue is greeter than or agual to thirty-two. Whan s, is greeter or equal to sixteen, the buffer 3914 will reed in a new sixteen bits of encoded bit stream bits into its lower half. Whan s₁ ≥ 32, the buffer 3914 will read e new sixteen bits into its upper half. The two multiplexers 4010 and 3910 following the buffer 3914 reerrenge the order of the low and high halves of the buffer 3914 to meintain at the input leads of berrel shifter 4012 tha original order of the encoded data stream.

The tree processor/encoder-decoder circuit 124 of Figures 31 end 32 comprises e CONTROL_COUNTER block 3214. CONTROL_COUNTER block 3214 controls overall timing and sequencing of the other blocks of the tree processor/encoder/decoder circuit 124 by outputing the control signals that determine the timing of the operations that these blocks perform. In eccordance with one embodiment of the present invention, the tree processor/encoder/decoder 1712 is fully pleined in en inset stage pipeline sequence, such stage occupying one clock cyde. Appendix C illustrates an ambodiment of CONTROL_COUNTER block 3124 described in VHDL code.

The signals output by CONTROL_COUNTER block 3124 comprise a read_enable signal on lead 3404, which is active during read cycles, and a write enable signal need 3408, which is active during write cycles. The signals output also comprise memory control signals on leads 3108 and 3110, which control the old and new portions of memory unit 116, respectively, for reading from memory or writing to memory. The signals output also comprise e 4-bit state vector on lead 3138, which supplies MODE_CONTROL_bootd, 3118 with the current cycle. The four-bit state vector counts through velues 1 through 4 during the "task" cycle, and value 5 during the "task" cycle. The signale output by CONTROL_COUNTER block 3124 elso comprise a cycle stata value on leads 3802, which signals buffer 3122 when a token cycle or data cycle is taking place.

Figure 42 illustrates a pipelined encoding/decoding process controlled by CONTROL_COUNTER block 3124. Cycles are divided into three types: data cycles - when Huffman encoded/decoded data is being output/input into the encoded bit streem and whan old frama values ere being written back to mamory; token cycles - when a token is being output/input; and skip cycles - the remaining asse whan no encoded/decoded data is output to or received from the encoded bit streem. A countar in CONTROL_COUNTER block 3124 counts up to 8 then resets to 0. At each sequence of the count, this countar decodes various control signals depending on the current MODE. The pipeline cycles are:

```
0) read old[0][0] and in encode new[0][0]; skip cycle.
```

¹⁾ read old[1][0] and in encode new[1][0]; skip cycle.

²⁾ reed old[0][1] and in encode new[0][1]; skip cycle.

³⁾ read old[1][1] and in encode new[1][1]; skip cycle.

⁴⁾ DECIDE blocks outputs flags MODE CONTROL write/read token into/from coded data stream:

generates new_mode, outputs tokens in encode;

generates new_mode, inputs tokens in decode;

token cycle.

- Huffman encode/decode qindex[0][0], and write old[0][0]; data cycle.
- 6) Huffman encode/decode qindex[1][0], and write old[1][0]; data cycle.
- 7) Huffman encode/decode qindex[0][1], and write old[0][1]; data cycle.
 8) Huffman encode/decode qindex[1][1], and write old[1][1]; data cycle.
- Figure 42 illustrates that once the new_mode is calculated, another block of data values in the tree can be processed. The tree-processor/encoder/decoder is thus fully pipelined, and can process four new transformed data values every five clock cycles. To change the pipeline sequence, it is only required that the control signals in the block CONTROL_COUNTER block 3124 be reprogrammed.

ADDITIONAL EMBODIMENTS

5

In accordance with the above-described embodiments, digital video in 4:1:1 formatic output from AID video decoder 110 on lines 202 to the discrate wavelet transform circuit 122 of video encoder/decoder circuit 112 row by row in raster-scan form. Figure 43 illustrates another embodiment in accordance with the present invention. Analog video is supplied from video source 104 to an AID video decoder circuit 4300. The AID video decoder circuit 4300, which may, for example, be manufactured by Philips, outputs digital video in 4:22 format on lines 4:301 to a horizontal decimeter circuit 4302. For each two deta values input to the horizontal decimeter circuit 4302 per forms low pass filtering and outputs one data value. The decimated and low pass filtered output of horizontal decimeter circuit 4302 is supplied to a memory unit 114 such that data values are written into and stored in memory unit 114 as illustrated in Figure 43. The digital video in 4:22 format on lines 4:301 occurs at a frame rate of 30 frames per second, each frame consisting of two felds. By discarding the odd field, the full 33-3 ms frame period is available for transforming and compressing/decompressing the remaining even field. The even fields are low-pass filtered by the horizontal decimeter circuit 4302 such that the output of horizontal decimeter circuit 4302 occurs at a rate of 30 frames per second, each frame consisting of only one field. Memory unit 114 contains 640 x 240 total image data values.

In order to perform a forward transform, the Y values from memory unit 114 are read by video encoder/decoder chip 112 as described above and are processed by the row convolver and column convolvar of the discrete wavelet transform circuit 122 such that a three octave sub-band decomposition of Y values is written into memory unit 116. The three octave sub-band decomposition for the Y values is illustrated in Figure 43 as being written into a Y portion 4303 of the new portion of memory unit 116.

After the three octave sub-band decomposition for the Y values has been written into memory unit 116. the video encoder/decoder chip 112 reads the U image data values from memory unit 114 but bypassas the row convolver, Accordingly, Individual columns of U values in memory unit 114 are digitally filtered into low and high pass components by the column convolver. The high pass component G is discarded and the low pass component H is written into U portion 4304 of the new portion of memory unit 116 illustrated in Figure 43, After the U portion 4304 of memory unit 116 has been written with the low pass H component of the U values, video encoder/decoder chip 112 reads these U values from U portion 4304 and processes these U data values using both the row convolver and column convolver of the discrete wavelet transform circuit 122 to perform an additional two octaves of transform to generate a U value sub-band decomposition. The U value sub-band decomposition is stored in U portion 4304 of memory unit 116. Similarly, the V image data values in memory unit 114 are read by video encoder/decoder chip 112 into the column convolver of the discrete wavelet transform circuit 122, the high pass component G being discarded and the low pass component H being written into V portion 4305 of the new portion of memory unit 116. The V data values of V portion 4305 are thein read by tha video encoder/decoder chip 112 and processed by both the row convolver and the column convolver of discrete wayalet transform circuit 122 to generate a V sub-band decomposition corresponding to the U sub-band decomposition stored in U portion 4304. This process completes a forward three octave discrete wavelet transform comparable to the 4:1:1 three octave discreta wavelet transform described above in connection with Figures 3A-3C. Y portion 4303 of memory unit 116 comprises 320 x 240 data value memory locations; U portion 4304 comprises 160 x 120 data value memory locations; and V portion 4305 comprises 160 x 120 data value memory locations.

The DVT address generator 508 illustrated in Figure 5 generates a sequence of 19-bit addresses on output lines OUT2. In accordance with the presently described embodiment, however, memory unit 114 is a dynamic random access memory (DRAM). This memory unit 114 is loaded from horizontal decimeter circuit 4302 and is either read from and written to by the video encoder/decoder chip 112. For example, in ordar for tha video encoder/decoder chip 112 to access the Y data values in memory unit 114 the line, R value supplied to DVT address generator 508 by control block 506 is set to 2. This causes the DVT address generator 508 of tha video encoder/decoder chip 112 to increment through even addresses as illustrated in Figure 43 such that only the Y values in memory unit 114 are read. After all the Y values are read from memory unit 114 and are transformed into a Y sub-band decomposition, then base u_R is changed to 1 and the Channel_start, r is set so that BASE_MUX 3002 of Figure 30 selects the base_u_R to address the first U data value in memory unit 114. Subsequent U data values are accessed because the ine_R value is set to 4 such that only U data values in memory unit 114 are accessed. Similarly, the V data values are accessed by setting the base _v_R value to 3 and setting the Channal_start_value such that BASE_MUX 3002 selects the base_v_R input leads. Successive V data values are that inc. R remains at 3.

Because in accordance with this embodiment the video encoder/decoder chip 112 reads memory unit 114, the DWT address generator 508 supplies both read addresses and write addresses to memory unit 114. The read address bus 3018 and the write address bus 3020 of Figure 30 are therefore multiplexed togather (not shown) to supply the addresses on the OUT2 output lines of the DWT address generator.

To perform the inverse transform on a three octave sub-band decomposition stored in memory unit 116 of Figure 43, the row and column convolvers of the video ancoder/decoder chip 112 require both low and high pass components to perform the inverse transform. When performing the octave 0 inverse transform on the U and V data values of the sub-band decomposition, zeros are inserted when the video encoder/decoder chip 112 is to read high pass transformed data values. In the octave 0 inverse transform, the row convolver is by-passed such that the output of the column convolver is written directly to the appropriate locations in the memory unit 114 for the U and V inverse transform data values. When the Y transform data values in memory unit 116 are to be inverse transformed, on the other hand, both the column convolver and the row convolver of the video encoder/decoder chip 112 are used on each of the three octaves of the inverse transform. The resulting inverse transformed Y data values are written into memory unit 114 in the appropriate locations as indicated in Floure 43.

Figure 44 illustrates a sequence of reading and writing Y data values from the Y portion of the new portion of memory unit 116 in accordance with the embodiment of the present invention illustrated in Figure 1 where memory unit 116 is a static random accass memory (SRAM). The dots in Figure 44 represent individual memory locations in a two-dimensional matrix of memory locations adequately wide and deep to store an entire subband decomposition of the Y values in a single two-dimensional matrix. The discrete wavelet transform chip 122 reads the memory location indicated R0 during a first time period, outputs a transformed data value during a second time period to the memory location indicated W1, reads another data value from the memory location denoted R2, writes a transformed data value to the memory location denoted W3 and so forth, if memory unit 116 is realized as a dynamic random access memory (DRAM), addressing memory unit 116 in this manner results in a different row of the memory unit being accessed each successive time period. When successive accesses are made to different rows of standard dynamic random access memory, a row address select (RAS) cycle must be performed each time the row address changes. On the other hand, if auccessive accesses are performed on memory locations that fall in the same row, then only column address select (CAS) cycles need to be performed. Performing a CAS cycle is significantly faster in a standard dynamic random access memory than a RAS cycle. Accordingly, when memory unit 114 is realized as a dynamic random access memory and when memory unit 116 is read and written in the fashion illustrated in Figure 44, memory accesses are slow.

Figure 45 illustrates a sequence of reading and writing mamory unit 116 in accordance with another embodiment of the present invention wherein memory unit 116 is realized as a dynamic random access memory. Again, the dots denote individual memory locations and tha matrix of memory locations is assumed to be wide enough and deep enough to accommodate the Y portion of the sub-band decomposition in a single two-dimensional matrix. In the first time period, the memory location designated R0 is read. In the next time period, the memory location R1 is read, then R2 is read in a subsequent time period, then R3 is read in a subsequent period, and so forth. In this way one row of low pass component HH values is read into the video encoder/decoder chip 112 using only one RAS cycle and multiple CAS cycles. Then, a second row of low pass component HH data values is read as designated in Figure 45 by numerals R160, R161, R162 and so forth. The last low pass component data value to be read in the second row is designated R319. This row is also read into the video encoder/decoder chip 112 using only one RAS cycle and multiple CAS cycles. Figure 15 illustrates that after reading the data values that the resulting octave 1 transformed data values determined by the discrete wavelet transform chip 122 are now present in the lina delays designated 1334 and 1340 illustrated in Figure 13. At this point in this embodiment of the present invention, the row convolver and the column convolver of the discrete wavelet transform chip 122 are stopped by freezing all the control signals except that line delays 1334 and 1340 are read in sequential fashion and written to the Y portion of the new portion of memory unit 116 as illustrated in Figure 45. In this fashion, two rows of memory locations which were previously read in time periods 0 through 319 are now overwritten with the resulting octave 1 transformed values in pariods 320 through 639. Only one RAS cycle is required to write the transformed data values in time pariods 320 through 479. Similarly, only one RAS cycle is required to write transformed data values during time periods 480 through

639. This results in significantly faster accessing of memory unit 116. Because dynamic random access mamory can be used to realize memory unit 116 rather than static random access memory, system cost is reduced considerably.

In accordance with this embodimant of the present invention, the output of the output OUT2 of the column convolver of the video encoder/decoder circuit 112 is coupled to the output leads of block 1332 as illustrated in Figure 13. However, in the forward or inverse transform of any other octave, the output leads OUT2 are coupled to the line delay 1340. Accordingly, in an embodiment in accordance with the memory accessing scheme illustrated in Figure 45, a multiplear (not shown) is provided to couple either the output of line delay 1340 or the output of adder block 1332 to the output leads OUT2 of the column wavalet transform circuit 704 of Figure 13.

Figure 46 illustrates another embodiment in accordance with the present invention. Memory unit 116 contains a new portion and an old portion. Each of the new and old portions contains a sub-band decomposition. Due to the spatial locality of the wavelet sub-band decomposition, each two-by-two block of low pass component data values has a high pass component consisting of three trees of high frequency two-by-two blocks of data values. For example, in a three octave sub-band decomposition, each two-by-two block of low pass component data values and its associated three trees of high pass component data values forms a 16-by-16 area of memory which is illustrated in Figure 48.

In order for memory unit 116 to be realized in dynamic random access memory (DRAM), the static random access memories (SRAMs) 6600, 4601, 4602 and 4603 which are used as line delays in the discreta wavatet transform circuit 122 are used as each a memory to hold one 16-by-16 block in the new portion of memory unit 116 as well as one 16-by-16 block in the old portion of memory unit 11.0. This allows asch 16-by-16 block of dynamic random accesses memory realizing the new and old portions of memory unit 116 to be accessed using at most sixteen RAS cycles. This allows the video encoder/decoder chip 112 to use dynamic random accessemency from the property of the desired that the static random accessemency unit 116 to be asked to the control of the property of the desired that the static random accessemency the property of the desired that the static random accessemency that the static term does not control of the property of the prope

Figure 47 illustrates a time line of a sequence of operations parformed by the circuit illustrated in Figure 46. In a first time period, old 16-by-16 block 3 is raad into SRAM 1 4601. Because there is only one set of data pins on video encoder/decoder chip 112 for accessing memory unit 116, the 16-by-16 block 0 of the new portion of memory unit 116 is read into SRAM 0 4600 in the second time period. Bidirectional multiplexer 4604 is controlled by select inputs 4605 to couple the 16-by-16 block of old date values now present in SRAM 1 4601 to the bidirectional input port old 4606 of the tree processor/ encoder/decoder circuit 124. Similarly, the 16-by-16 new data values present in SRAM 0 4600 are coupled to the input port new 4607 of the tree processor/ancoder/ decoder circuit 124. Accordingly, the tree processor/ encoder/decoder circuit 124 performs tree processing and encoding in a third time period. During the same third time period, tha invarse quantized old 16by-16 block is rewritten into SRAM 1 4601 through multiplexer 4604. In a fourth time period, old 16-by-16 block 2 is read into SRAM 2 4602. Subsequently, in the fifth time period a 16-by-16 block of new data values is read from memory unit 116 into SRAM 0 4600. The new and old 16-by-16 blocks are again provided to the tree processor/encoder/decoder for processing, the inverse quantized 16-by-16 old block being written into SRAM 2 4602. During the period of time when the tree processor/encoder/decoder circuit 124 is performing tree processing and encoding, the inverse quantized 16-by-16 block in SRAM 1 4601 is written back to 16-by-16 block 3 of the old portion of memory unit 116. Subsequently, in the seventh time period, 16-by-16 block 5 of the old portion of memory unit 116 is read into SRAM 1 4601 and in the eighth time period tha 16-by-16 block of new data values 4 in memory unit 116 is read into SRAM 0 4600. In the ninth time period, tree processor/encoder/decoder circuit 124 processes tha 16-by-16 new and old blocks 4 and 5 while the 16-by-16 block of inverse quantized data values in SRAM 2 4602 is written to 16-by-16 block 2 in the old portion of memory unit 116. This pipelining technique allows the dynamic random access memory (DRAM) to be accessed during each time period by taking advantage of the time period when the tree processor/ancoder/decoder circuit 124 is processing and not reading from memory unit 116. Because all accesses of memory unit 116 are directed to 16by-16 blocks of memory locations, the number of CAS cyclas is maximized, Arrows are provided in Figure 4 6 between memory unit 116 and video encoder/decoder circuit 112 to illustrate tha accessing of various 16by-16 blocks of the new and old sub-band decompositions during different time periods. However, because video encoder/decoder chip 112 only has one set of data leads through which data values can be read from and written to memory unit 116, the input/output ports on the right sides of dual port static random access memories 4600-4602 are bussed together and coupled to the input/output data pins of the vidao encoder/decoder chip 112.

In order to avoid the necessity of providing an additional memory to realize first-in-first-out (FIFO) mamory 120, SRAM 3 4603, which is used as a line delay in the column convolver of the video encoder/decoder chip 112, is coupled to the tree processor/encoder/decoder circuit 124 to buffer the compressed data stream for encoding and decoding operations between the ISA bus 106 and the video encoder/decoder chip 112. This

55-

sharing of SRAM 3 is possible because the discrete wavelet transform circuit 122 operates in a first time period and the tree processor/encoder-decoder circuit 124 operates in a second time period,

When the tree processor/encoder/decoder circuit 124 is performing the decoding function, the new portion of memory unit 116 is not required and SRAM 0 is unused. The read 0, read 1, and read 4 time periods of the time line illustrated in Figure 47 are therefore omitted during decoding.

Although the present invention has been described by way of the above described specific embodiments the invention is not limited thereto. Adaptations, modifications, rearrangements and combinations of various features of the specific embodiments may be practiced without departing from the scope of the invention. For example, an integrated circuit chip may be realized which performs compression but not decompression and another integrated circuit chip may be realized which performs decompression but not compression. Any level of integration may be practiced including placing memory units on the same chip with a discrete wavelet transform circuit and a tree processor/encoder-decoder circuit. The invention may be incorporated into consumer items including personal computers, video cassette recorders (VCRs), video cameras, televisions, compact disc (CD) players and/or recorders, and digital tape equipment. The invention may process still image data, video data and/or audio data. Filters other than four coefficient quasi-Daubechies forward transform filters and corresponding four coefficient reconstruction (inverse transform) filters may be used including filters disclosed in copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled "Data Compression and Decompression*. Various start and end forward transform filters and various corresponding start and end reconstruction (inverse transform) filters may also be used including filters disclosed in copending Patent Cooperation Treaty (PCT) application filed March 30, 1994, entitled *Data Compression and Decompression". Tokens may be encoded or unencoded. Other types of tokens for encoding other information including motion in consecutive video frames may be used. Other types of encoding other than Huffman encoding may be used and different quantization schemes may be employed. The above description of the preferred embodiments is therefore presented merely for illustrative instructional purposes and is not intended to limit the scope of the invention as set forth in the appended claims.

```
APPENDIX A: WHDL Language implementation of CONTROL_ENABLE Block 3420
```

10

15

20

```
-The state machina to control the address countered --works for 3 octave decomposition in y c 2 in upy use work.DTTPRES.all, use with all TTPRES.all, use with all TTPRES.all, use with all DTTPRES.all, use with
```

end U_CONTROL_ENABLE;
architecture behave Of U_CONTROL_ENABLE IS
aignal state; atate;
BSGIN

out_4 : out bit; out_5 : out t_state); state_machine:PROCESS(reset,new_channel,channel,c_blk,subband,load_channel,new_mode,state,new_etate_eig)

VARIABLE en blk:BII_VECTOR(1 to 3) := 8"000"; --enable blk_count#

10

15

20

25

30

35

```
lpf_block_done :* '1';
                                                                                                                                                                                                                                                             CASE subband IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ٠
                                                                                                                                                                                                                                                                                                           start_state: downly
                                                                                                                                                                                                                                                                                                                         start_states up0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           B.00.
| lpf block_done:blt := '0';
|--enable x_count for LPF#
| antible
                                                                                                                                                                                                                                                                                                                                                               reset_states = start_state;
                                                                                         octaveit_octave := 0;
                                                                                                                                                                                                                                                                                                                                                                            reset state :- state;
                                    tree_done:bit := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                          CASE c blk(3) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WHEN
                                                             reset_state;t_state;
                                                                                                                                                                                                                                                                                                                                                                                                                                             en_blk(3):= '1';
                                                                                                                    variable start state: state; -- dummy signals for DFI
                                          -enable x_count for other subbands
                                                                                                                                                                                                                                                                                                                                                                                                                                  octave :=2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   --clock x_count for LPF y channel#
                                                                                                                                                                                                                                                                                                             î
                                                                                                                                                                  -- default initial conditions
                                                                                                                                                                                                                                                                                                         -
                                                                                                                                                                                 en_blk:=b=000";
lpf_block_done:= '0';
trse_done:= '0';
                                                                                                                                                                                                                                                  new state: metate;
                                                                                                                                                                                                                                       reset_states=up0;
                                                                                                                                                                                                                                                                                                                                                                            ٠
                                                                                                                                                                                                                                                                                                                                                                                                                CASE reset state IS
WHEN up0 =>
                                                                                                                                                                                                                           octave: 0,
                                                                                                   -- current octave/
                                                                                                                                                                                                                                                                                          CASE channel 18
                                                                                                                                                                                                                                                                                                                                                               î
                                                                                                                                                                                                                                                                                                                                              CASE reset IS
                                                                                                                                                                                                                                                                                                                                                                          OTHERS
                                                                                                                                                                                                                                                                                                                                                             ř.
                                                                                                                                                                                                                                                                                                                                  END CASE;
                                                                                                                                                                                                                                                                                                                                                                                        END CASE;
                                    variable
                                                           variable
                                                                                       variable
                                                                                                                  variable
                                                                          variable
                                                                                                                                                        BECIN
                                                                                                                                                                                                                                                                                                                                                                        HEN
                                                                                                                                                                                                                                                                                                                     MHEN
                                                                                                                                                                                                                                                                                                                                                             MHEN
```

when count done∮ when count done∮ when count done∮	SN- BND CASE;	ě	which top "> tree done := '1'; WHEN THO CASE; WHEN S OCHRES => Null; WPA -> OCHRES => Null;	en_blk(2) = 11.1 CAS c_blk(2) 15 WHEN 1> new_state := 220;	new_mod to next sto en_blk	with a control of the	WREN 1.1 s now date := zzl; WREN 1.1 s now date := zzl; WREN 0.13k(2):= 1.7; WREN 0.7HRNS -> null; zzl >> cereous .nn	
change		in lumi	WHEN		in lumir	MHEN	WHW	

16

10

15

20

25

40

```
--nowdecide the next state, on block(1) carry check the other block carries
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  tree_done := '1';
                                                                                                                                                                                                                                                                                                                                                                                                      lpf_block_done := 'l' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                        new_state := 220 ;
                                                                                                                                       --now decide the next state, on block(1) carry check the other block carriess
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  î
                                                                                                                                                                                                        en_blk(2):= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              stop -> CASB channel IS
                                                         -> new_state := 223;
en_blk(2):= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               +
                                                                                                                                                                                                                                                                                                                                                                                       CASE eubband IS
                                                                                                                                                                                                                                                                                                                                                                                                                                        ٥
                                                                                                                                                                                                                                                                                                                                                                                                        î
                                                                                                                                                                                                                                                                                                                                                                                                                                    OTHERS
                                                                                                                                                                                                                                                  en_blk(3):= .1. ,
                                                                                                                                                                                                                                                                                               OTHERS => null;
                                                                                        I TOU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CASE new mode IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             WHEN
                                                                                                                                                                                                                                                                                                                                                                                                        B.00.
                                                                                      OTHERS ...
                                                                                                                                                                                                                                                                                                                                                                                                                                                               BND CASE,
                                                                                                                                                                                       CASE c_blk(1) IS
                                        CASE c_blk(1) IS
                                                                                                                                                                                                                                                                                                                                                                       CASE c_blk(2) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            WHEN
                                                                                                                                                                                                                                                                                                                                                        en_blk(2):= '1';
                                                                                                                                                                                                                                                                                                                                                                                                    WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                  WHEN
                                                                                                                              on_blk(1):= '1';
                           en_blk(1):= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -- stop so finish thisbranch & move on
                                                                                                                                                                                                                                                                                                                                                                                                                 -- clock x_count for LPP u|v channel#
                                                                                                                                                                                                                                                             --because state 223 clock 1 pulses
                                                                                                                                                                                                                                                                                                                                           octave :=1,
                                                                                                                  octave :=0;
            octave :=0;
                                                                                                                                                                                                                                                                                                              END CASE,
                                                                                                                                                                                                                                                                                                                                                                                       WHEN . I .
                                                                                                   END CASE,
END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                            --change state when count done?
                                                                                    WHEN
                                                                                                                                                                                                        WHEN
                                                                                                                                                                                                                                                                                                                                           î
                                                                                                               î
                                                                                                                                                                                                                                 --roll over to 0#
                                                                                                                                                                                                                                                                                                                                         down1
          117
                                                                                                             23
                                                                                                           WHEN
                                                                                                                                                                                                                                                                                                                                         MEN
          WHEN
```

25

30

```
"> new state := downl;
                                                       tree_done := '1';
-> en blk(3) := '1';
CASE c_blk(3) IS
                                                       ŝ
                                                                  OTHERS
                                                                                                                  nu1;
                                                                                                                                                                                                                                                             IF c\_bik(1)=1' AND c\_bik(2)=1' THEN tree_done i=1'; ELSE null!
                                                                                                                                                                                                                                                                                                                      IF c_blk(1)='1' AND c_blk(2)='1' AND c_blk(3)= '1' THEN treedone := '1';
Elge null;
                                                    ÷
                                                                                                                OTHERS =>
                                                                                   END CASE,
                                                                                                                                             11100
                                                                    WHEN
                                                    WHEN
                                                                                                                                          OTHERS ...
                                                                                                                           END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                              --now change to start state if the sequence has finisheds
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --on channel change, use starting state for new channel
                                                                                                                                                                         11,
    WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                               OTHERS -> new state := start state;
                                                                                                                                                                     OTHERS .>
                                                                                                                                                                                                                                                                                                                                                                                                                                             --In LPF state doesnt change when block done?
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        CASE load_channel IS --in LPF state doesn change when block dones
                                                                                                                                                        END CASE,
                                                                                                                                        MHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         CASE new_channel IS
                                                                                                                                                                                  RND CASE,
                                                                                                                                                                     WHEN
                                                                                                                                                                                                                                                                                          END IF,
                                                                                                                                                                                                                                                                                                                                                                  END 1P;
                            --move to next tree!
                                                                                                                                                                                                                                                                                                                                                                                                                                tree done
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       WHEN write =>
                                                                                                                                                                                                                                                             ٥
                                                                                                                                                                                                                                                                                                                      ٩
                                                                                                                                                                                                                                           CASE channel
                                                                                                                                                                                                                                                           WHEN u'v
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         END CASE;
                                                                                                                                                                                                            END CASB;
                                                                                                                                                                                                                                                                                                                                                                               BND CASE,
                                                                                                                                                                                                                                                                                                                  WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                CASE
                                                                                                                                                                                                                                                                                                                                                                                                                                                             WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            MHEN
```

```
WHEN V=> new_state:= upo,
WHEN OTHERS => null;
END CASE;
END CASE;
OUT.1 <= en_bis;
out.2 <= octave;
out.1 <= en_bis;
out.2 <= octave;
out.3 <= octave;
out.3 <= octave;
out.2 <= octave;
out.3 <= octave;
out.4 <= octave;
out.4 <
```

30

CONTROL ENABLE CON,

END FOR,

```
APPENDIX B: VHDL Language Implementation of MODE_CONTROL Block 3118
```

15

--generates the new_mode from the old, and outputs control signals to the tokeniser--

use work.DWT_TYPES.all; use work.dff_package.all;

out_lout t_mode, out_lout Emode, out_lout BIT WECPA(1 to 2) , out_dent t_diff, out_lout EIT WECPA(1 to 2) , out_lout t_mode),

cycle: in t_cycle ;

end U_HODE_CONTROL,

architecture behave OF U_MODE_CONTROL IS

```
mode, proposed mode, current token, difference, token_length,
                                                                                                                modest_load_vec(1 to 4);
                                                                                                                                                                                                                   mode_regert_mode_vec(1 to 4);
                                                                                                                                         pre mode sigit mode;
                                                                                                                                                      oro mode sigit mode;
                                                                                                                                                                new mode sigit mode;
                                                                                                 done delibit;
                                                                                                                                                                                         diff_eigrt_diff,
                                                                             pro_new_gibit,
                                                                                        oro no sibit;
            nzflag:bit;
                           originible,
noflagible;
                                                 ozflag:bit,
                                                              motionibity
                                                                                                                             #1gne1
                                                                                                                                                                                                        • ignal
                                      1 aubie
                                                 ignel
                                                              ignel
                                                                           igne
                                                                                        ignal
                                                                                                   eignel
                                                                                                                ignel
                                                                                                                                         ignal
                                                                                                                                                                              Bignal
                                                                                                                                                                                           ignel
                                                                                                                                                                                                                   ignal
                           aignal
                                                                                                                                                    e igne
                                                                                                                                                                 nignal
   -- DBW
```

30

--the proposed value for the mode at that octave, flags etc will change this value as necssaary----synchronise mode change at end of LPP--DF1(ck,lpf_done,lpf_done_del);

pro_new_s <= flage(6); <- flags(7),

pro_no_s

MODE_CONTROL!PROCESS(nztlag.origin.noflag.ozflag.motion.pro_new_z.pro_no_z.lpf_done_del,token_in.direction. --proposed, or inherited mods from previous tres--

mode_regs , state, reset, intra_inter, octave)

pro mode at mode;

variable

nzflag <= flags(1); origin <= flags(2); noflag <= flags(3); ozflag <= flags(4); motion <= flaga(5);

10

15

25

35

45

variable variable variable variable variable BEGIN

new_mode it_mode, token_out ibit wetor(1 to 2); Addifference it_diff, token_length ibit_wetor(1 to 2); pro_flag ibit;

CASE intra_inter

٠

WHEN

CASE reset ret

--initialise variables

```
OTHERS .. pro_mode: send;
                                                                                                                                                                                                                                                    CASE
                                                                                                                                                                           WHEN down1 => pro_mode:=
                                                                                                                                                                                                                      WHEN up0 => pro_mode:=
                                                                                                         intra "> pro_mode: still;
                                                                                                                                                                                                                                                  OTHERS ...
                                                                                                                                                                                                                                                  WHEN
                                                                                18
                                                                                                                                                             CASE state IS
                                                                          CASE intra_inter
                                                                                                                                     END CASE;
                                  pro_mode: -1pf_send;
                                                                                                         WHEN
                                                                                                                       MHEN
                WHEN intra => pro_mode:= lpf_still; WHEN OTHERS => pro_mode:=lp
                                                                                                                                                           OTHERS ...
                                                                            î
                                                      CASE 1pf_done_del IS
                                                                                                                                                         WHEN
                                            END CASE,
    ** do 1pf---
                                                                              --store default mode in mode(4)--
                                                                                                                                                                                                                                                                              WHEN 0 =>pro_mode:= mode_regs(1);
                                                                                                                                                                                           -- jump sideways in oct 1--
                                                        î
-- reset on frame start,
                                                      OTHERS
                                                                                                                                                                             mode_regs(3);
                                                                                                                                                                                                                          mode_regs(4);
                                                      WHEN
                                                                                                                                                                                                                                                      octave IS
```

WHEN 1 =>pro_mode:= mode_regs(2); WHBN 2 =>pro_mode:= mode_regs(3);

15

20

25

30

35

55

GN3 IF nzflag='1' OR pro_new_z ='1' THSN token_out := new_mode OTHERS CASE orflag IS WHEN '1' => END CASE; WHEN new_mode := stop; END CASE; nulli --inherit the previous mode -token_length :* B'01"; OTHERS · .. RND CASE; WHEN CASE orflag IS END CASE; WHEN lpf_stop|stop => null; ٠ void still .> null; etill_send pro_mode 15 token_length := 8"00"; new_mode := pro_mode; token_out := 8"00"; difference := nodiff; ^= prov --Intra so must zero out all of tree-t.0. =: 6*[] ozd WHEN 3 =>pro_mode:= mode_regs(4); CASE MARN WHEN WHEN CASE direction IS tpjon =: apom wen WHBN forward .-> END CASE, : stop; B-00"; CASE

<pre>ELSE token_out := 8"10";</pre>	*> token_length := B*01*;	IF nzflag = '1' OR pro_new_z='1' THEN		ELSE token_out :m B"10"; new_mode:*	END IF;	OTHERS => token_length ;= B"10";	IF(NOT(noflag) ='1' OR motion = '1') AND	THEN	CASE origin IS WHEN '1'=> pro_flag :=	WHEN OTHERS -> pro_flag :-	END CASE,	CASE pro_flag 15 WHEN '1' => token_out		WHEN OTHERS => CASE
ELSE END IF,	_ :													
	MHEN					WHEN								
	orflag													
	CASE ORTIAG IS WHEN													
	î													
	v- bnes													
	WHEN													
Ė	•	token_out ;= B*00";	new_mode:= stop;	still_send;			NOT (nzflag) ='1'		pro_new_t;	pro_no_z;	difference: aiff;	;= B"10";	new_modes= void;	origin is

out := 8·01-; nd;	oken_out := B=11";		QNB	END CASE,	2572	IP (motion - 1 OR origin	THEN COKAN_OUT		BLSE token_out :=		END IF;	RND CASE,	WHEN still => token_length = 8*01*, IP nzileg = 1' OB pro_new_r = 1' THEN token out := 8*00*,	new_mode:= void_still;
WHEN '1' => token_out := B-01"; new_mode:= still_send;	WHEN OTHERS -> token out := 8"11";	new mode: a send;	CASE;			"'1')AND nzflag "'1'	.= B"10",	new_mode:= void;	B"00";	new_mode:= stop;				sero out tree

15

```
new_mode :-
                                                                                                                                                                                                                                                                                                                                                                                                                                        CASE token_in(1) IS
                                                                                                                                                                                                                                                                                                                                                                                                             token_length := B*01*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  î
                                                                                                                  IP noting wil on pro_no_z = '1'

THEM token out := B'00';

ELSE token_out := B'10';
                                                                                                                                                                                                                                                                                                               new mode 1 = stop;
                                                                                                                                                                            new_mode: 1pf_send;
                                                                                                                                                                                                                                                                                                                             OTHERS => null;
new_mode:" still;
                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                MER
                                                     token length: 8 800";
                                                                                             token_length:= 8"01",
                                    token_out := B"00";
                                                                                                                                                                                                                                                                                                                                                                                                           ::
                                                                            difference := diff;
                                                                                                                                                                                                                                                                                                             WHEN '1'
                                                                                                                                                                                                                                                                                                                                        BND CASE,
           END 1F;
                                                                                                                                                                                                    BND IF,
                                                                                                                                                                                                                                                                                                                           WHEN
                                                                                                                                                                                                                                                                                                                                                                                            CASE ozflag IS
                                                                                                                                                                                                                                                                                              CASE orflag IS
                                      î
                                                                                                                                                                                                                                                    CASE pro mode IS
WHEN lpf_stop|stop => null;
                                                                                                                                                                                                                                                                                                                                                               WHEN void_still => null,
                                                                          1pf send =>
                                1pf_st111
                                                                                                                                                                             --as mode stop but for this block only--
                                                                                                                                                                                                                                                                                              <- ploy
                                                                                                                                                                                                                                                                                                                                                                                        WHEN send =>
                                                                                                                                                                                                            END CASE,
                                                                                                                                                                                                                                                                                            WHEN
                                WHEN
                                                                        MHEN
                                                                                                                                                                                                                                                                                                                                                                                                                   --repeat of still-send code--
                                                                                                                                                                                                                                     WHEN Inverse =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                           still_send;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        stop;
```

							N	END CASE;			
*				MHEN	WHEN OTHERS => token_length := 8"10"; CASE token in IS	ţ	ren .	ength SE tok	:- 8*10"	~ 0	
:- diff;							3	2	B"11"	•	difference
new_mode:" send;											
: et[]] send;							3	WHEN	8.01-	ĥ	new_mode
- notes							Ŧ	MEN	B-10-	•	new_mode
: atops							3	WHEN	B.00-	•	new_mode
:							M	END CASE;	_		
				BND CASE,	88,						
	NEHE	still_send	•	token_1	token_length ;= B=01"; CASE token_in(1) WHEN '1' WHEN '0' =>	8 01	ı î		new_mode := still_send; CASE ozflag IS	8t11	l_send;
new_mode := stop;									NHEN		•
thiov as every									N3H3		OTHERS
					END CASE;				END	END CASE,	
	NHEN	* * * * * * * * * * * * * * * * * * *		length := CASE toke WHEN WHEN	token_length := B"01"; CASE token_in(1) WHEN '1' WHEN '0' END CASE;	S 1 1		mode	new_mode := still; new_mode := void_still;	, et111	
	WHEN	lpf_send => difference := diff;	dlffer	euce :	diff; token_length:= B"01";	ngth:-	B.01-				

10

15

20

25

35

45

```
new_mode := lpf_stop;
new_mode := lpf_send;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     load_next <* write WHEN cycle - token_cycle ELSE
write WHEN cycle - skip_cycle AND pro_mode_sig=ipf_still AND direction - inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -- on lpf_still & inverse no token cycles so load on skip cycle, just so next_mode is defined
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   --Bave the new modes difference during a token cycle, when the flags and tokens are valid--
                             î
CASE token_in(1)
                                               =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     pre_mode_sig <= pro_mode_sig WHEN reset = ret OR lpf_done_del= 1' BLSE
                                                                 END CASE,
                                               WHEN
                                                                                                       "> null;
                                                                                                                                                                                                      --relate variable to corresponding signals
                                                                                                 WHEN 1pf etill
                                                                                                                      END CASE;
                                                                                                                                                                                                                                                   out_2 <* pro_mode;
pro_mode_sig <= pro_mode;
                                                                                                                                                                                                                                                                                                                                                                 new_mode_sig <= new_mode;
dlff_sig <= difference;
                                                                                                                                                                                                                                                                                                                                                                                                                                                    END PROCESS MODE_CONTROL;
                                                                                                                                                                                                                                                                                                out_3 <= token_out;
out_5 <= token_langth;
                                                                                                                                                                                                                                                                                                                                            out_6 <= new_mode;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    out_1 <= mode;
out_4 <= dlff_out;
                                         Ċ
                                                                                                                                                          END CASE,
```

15

20

25

30

35

```
octave = 2 AND load mode in=write BLSE
                                                                                                                                                                                                                    reset rst OR lpf done_del= '1' ELSE
octave= 1 AMD load_mode_in= write ELSE
                                                                                     ---now write the new mode value into the mode stack at end of cycle, for later use ---
                                                                                                                    --dont update modes at tree base from lpf data, on reset next(1) is undefined--
                                                                                                                                               --store base mode in mode(3)& mode(4), base changes after lpf--
                                                                                                                                                                                                                                                                                                                                                        DPF_INIT(ck.no_ret,load_mode(1), pre_mode_aig, mode_retgi(1));
DPF_INIT(ck.no_ret,load_mode(2), pre_mode_aig,mode_retgi(2));
DPF_INIT(ck.no_ret,load_mode(3), pre_mode_aig,mode_retgi(3));
DPF_INIT(ck.no_ret,load_mode(4), pre_mode_retgi(4));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         CONFIGURATION HODE CONTROL CON OF U MODE CONTROL IS
DFF_INIT(ck,no_rst,load_next,new_mode_sig,mode);
DFF_INIT(ck,no_rst,load_next,diff_sig,diff_out);
                                                                                                                                                                                                                                                                              WHEN
                                                                                                                                                                                                                                                   WHEN
                                                                                                                                                                                                                        WHEN
                                                                                                                                                                                                                (read, read, write, write)
                                                                                                                                                                                                                                            write, write, read, read)
                                                                                                                                                                                                                                                                           (read, write, write, read)
                                                                                                                                                                                                                                                                                                      (read, read, read, read)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  HODE CONTROL CON;
                                                                                                                                                                                                                *
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               SND behave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FOR behave
                                                                                                                                                                                                         load mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       END POR!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  END
```

APPENDIX C: VHDL Language Implementation of CONTROL COUNTER 3124

5

10

15

25

40

55

-- lpf_stop is a is a dummy mode to disable the block writesshuffman data ----decide reset is enabled 1 cycle early, and latched to avoid glitches----a counter to control the sequencing ofw, token, huffman cycles-entity U_CONTROL_COUNTER IS --cycles for that blook--use work.DWT_TYPES.all; use work.dff_package.all; ck : in bit ;

rowii ck: in bit; reset: in t_reset; mode,new_mode: in t_mode; direction: in t_direction;

out 0 : out t_load;
out 1 : out t_eycle;
out 2 : out t_eeet;
out 2 : out bit;
out 5 : out bit;
out 6 : out t_load;
out 6 : out t_ee;
out 7 : out t_load;

--mode load,cycle,decide feset,read_addr_enable,write_addr_enable,load flage----decode write_addr_enable early and latch to avoid feedback loop with pro_mode--end U CONTROL COUNTER, -- In MODE CONTROL ---

architecture behave OF U_CONTROL_COUNTER IS COMPONERT COUNT SYNC GENERIC (n:integer); PONT(

```
control:PROCESS(ck,count_reset,direction,mode,new_mode,count_len)
                                                                                                                                                                                                                                                                                                                                                                    decide reset : t_reset;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               enable : bit;
                                                                                                                                                                                                                                                                                                                                                                                      load_mode : t_load;
                                                                                                                                                                                                                                                                                                                                                    cycle : t_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                     load flags : t
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              decide reset :- no ret;
                                                                                                                                                                                                                                                                                                                                                                                                                                                    r old : t
                                                                                                                                                                                       eignal count_lenit_length;
signal count_liBIT_VECTOR(1 to 4);
                                                                                                                                                                                                                                                                                   count_len <= U_TO_I( count_1);
                                                                                                                                                                                                                                                                                                                                                                                                                                  of old
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             load_flags := read;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              load mode : read;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 write
                                                                                                                                                                                                                                    eignal always one:bit:='1';
                                                                                                                                                                       signal count_resetst_reset;
                                                                                                                                                            .igit_reset;
                                                                                                                                          signal decide del:t_reset;
                                               q:out bit_vector(1 to n);
carry:out bit);
                                                                                                           eignal write delibit,
                                                                                                                           eignal write eigibit,
                                                                                                                                                                                                                       2:bit.
               reset: in t_reset;
                                                                            end COMPONENT;
                                                                                                                                                        eignal decide
                                                                                                                                                                                                                       signal count
ck:in bit;
                             entin bit;
                                                                                                                                                                                                                                                                                                                                                                               VARIABLE
                                                                                                                                                                                                                                                                                                                                               VARIABLE
                                                                                                                                                                                                                                                                                                                                                                 VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                 VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                              VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                             VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             VARIABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BEGIN
                                                                                                                                                                                                                                                    BGIN
```

25

30

15

```
WHEN OTHERS -> cycle :=
                                                                                                                                                       cycle := token cycle;
losd_flags:= write;
write_addr_enable:= '1';
                                                                                                                                                                                                              write addr enable: "1";
CASE new_mode IS
                                                                                                                                                                                                                                                                                                                              WHEN void => cycle :=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHEN stop | 1pf_stop =>
                                                                                                                                                                                                                                           WHEN stop | lpf_stop =>
                                                                                                         CASE count len IS
0 to 3 e> read_addr_enable := '1';
ca_newi= nel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     CASE new mode IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                       decide reset := rst;
                                                                                                                                                                                                                                                                                                                                                                                                                                           END CASE;
                                                                                                                                                                                                                  •
                                                                                                                                                                                                                S
to
                                                                                                                                                                                                                                                                                                                                                                                                                                                       •
                                                                                                                            WHEN
                                                                                                                                                         MHEN
                                                                                                                                                                                                                MEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                     MEN
                                                                                                          WHEN sendistill_sendilpf_send =>
                                                                                             CASE mode IS
                                                  write addr enable := '0';
                                      read addr enable := '0';
ca_new := no_sel;
                       rweld := read;
                                                                             CASE direction IS
                                                                                         WHEN forward ->
                                                                                                                                                                                                                                               cycle : skip_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                       ca_old: no_sel;
                                                                                                                                                                                                                                                                                                                                                                rw_old:= write;
                                                                                                                                                                                                                                                                                                                                                                                                                    rw_old: - write;
                                                                                                                                                                                                                                                                          rw old: read;
                                                                                                                                                                                                                                                                                                                                  skip_cycle;
                                                                                                                                                                                                                                                                                                                                                                                           data_cycle;
```

	WHEN void => cycle ;=			WHEN OTHERS => CYCle :=		•	END CASE; END CASE;	0 to 3 => read addr enable := .1.,	Cycle := token_cycle;	write_addr_enable := '1'; load_flags:= write; 5 to 7 => rw_old := write;	write addr enable : " 1'; CASE new mode IS	when wold still => cycle	WHEN OTHERS => cycle :=	END CASE,
							OTHERS ASE;	IS 0 to	4	s to				
							WHEN OTHE END CASE;	CASE count len IS	WHEN	MARN				
								WHEN STILL ->		٠,				
ca_old:= no_sel;	skip_cycle;	load mode: write;	rw_old:= write;	data_cycle;	load_mode:= write;	rw_old:= write;						:= skip_cycle;	data_cycle;	

rw_old:= read;

55

8 => decide_reset := ret;

WHEN

rw_old:= wilte; lod mode:= wilte; GAS new mode IS WHEW void_eill! => cyele	WHEN OTHERS -> cycle :-	RND CASE;	WHEN OTHERS "> null; END CASE;		3 => read_add	d => cycle := token cycle;	write addr enable := 'l'; load [lage:= write;	5 to 7 m> cycle : data_cycle;	witte addr enable : " 1'; 8 -> cycle : data_cycle;	decide reset: ret	MHEN OTHERS -> null; load_mode:= write; END CASE;	CASE count lan 13 WHEN O to 3 => read_addr_enable := '1';	4 => load_flags := write; Cycles: token cycle:	(212 fo ⁻ warmer)	<pre>vrite_addr_enable := '1'; 5 to 7 => write_addr_enable := '1';</pre>	
			WHEN OTHI	CASE count_len 18	WHEN 0 to	WHEN		MHEN	MEHR		WHEN OTHE	CASE count_len IS	WHEN		NEHA	
				WHEN lpf_etill ->								WHEN void =>		ode update		
ve.	data_cycle,										÷			dummy token cycle for mode update	keep counters going	

CASE new_mode IS WHEN stop => rw_old :=		WHEN OTHERS -> ru_old :"	END CASE; WHEN 8 => decide_reset := rat;	CASE new_mode IS WHBN stop => rw_old:=		WHEN OTHERS => load mode		END CASE;	WHEN OTHERS => null; END CASE;	CASE count len IS WHBN 0 => write_addr_enable ;= '1';	WHEN 1 to 3 -> write_addr_enable := '1';	WHEN 4 => rv_old = write; NHEN 4 => rv_old = write; load mode: write;	WHEN OTHERS -> null) BHD CASE;	
										WHEN void_still =>			WHEN OTHERS => null; END CASE;	
ready	cs_old: no_sel;	write;		read;	cs_old:= no_sel;	: write,	rw_old:= write;			allow for delay				7 100 100

H	WHEN sendistill sendilpf send ->	î	There are the second
	1	WHEN O	WHEN 0 to 3 => read_addr_enable := '1'; WHEN 4 => cycle := token cycle;
		WHEN	<pre>write_addr_enable := 'l'; load_flages= write; 5 to 7 => write_addr_enable := 'l';</pre>
cycle := skip_cycle;			CASE new_mode IS WHEN Stop lpf_stop =>
rw_old:= read,			
cs_old:= no_sel;			
skip_cycle,			WHEN vold => cycle :=
rw_old:= write;			
data_cycle;			WHEN OTHERS => cycle :=
rw_old:= write;			
		WHBN	END CASE; 8 => decide reset := ret; Case and case
cycle := skip_cycle;			WHEN stop lpf_stop =>
rw_old:= read;			
cs_old:= no_sel;			
skip_cycle;			WHEN void => cycle :=
load_mode: write;			
rw_old:= write;			

0 =>null ,

5

20

```
cycle := token_cycle;
   write_addr_enable := '1';
4 => rw_old := write;
                                                                                                                                                                                                         write_addr_enable := '1';
CASE new_mode IS
                                                                                                                                                                                                                                       cycle
                                                                                                                                                                                                                                                         WHEN OTHERS "> cycle :"
                                                                                                                                                                                                                                                                                                                                                                cycle
                                                                                                                                                                                                                                                                                                                                                                                   WHEN OTHERS .> cycle :-
     "> cycle 1"
                                                                                                                                                                                                                                 WHEN void_still a>
                                                                                                                                                                                                                                                                                                                       decide_reset:= rat;
                                                                                                                                                                                                                                                                                                                                            CASE_new_mode IS
WHEN void_etill =>
                                                                                                                                                                                                                                                                                                                                  load mode: write;
   WHEN OTHERS
                                                                            END CASE;
                                                                                                                                                                                                                                                                                  END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                              END CASE,
                                                                                                                                                                                                                                                                                                         => rv_old:=write;
                                                                                                                                          0 => null ,
                                                                                                 WHEN OTHERS => null;
                                                                                                                                                                                                                                                                                                                                                                                                                       WHEN OTHERS => null;
                                                                                                                                                                                          2 to
                                                                                                              END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                  END CASE;
                                                                                                                       CASE count_len IS
                                                                                                                                                                                                                                                                                                                                                                                                                                              CASE count len 18
                                                                                                                                                                WHEN
                                                                                                                                                                                         WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                            WHEN lpf_still =>
                                                                                                                   WHEN still =>
                                                                                                                                         --- akip to allow reset in huffman ---
                   load_mode:= write;
                                                ru_old:= write;
                                                                                                                                                                                                                                " skip_cycle;
                                                                                                                                                                                                                                                                                                                                                          := skip_cycle;
data_cycle;
                                                                                                                                                                                                                                                       data_cycle;
                                                                                                                                                                                                                                                                                                                                                                                   data_cycle;
```

	1 => write_addr_enable := '1';	2 to 4 m> cycle m data_cycle; rw old: write:	write addr enable ;= '1', 5 => cycle := data_cycle; rw_old:= write;	decide reset:= ret; load_mode:= write; END CARE; len 18	WHEN 0 to 3 => read_addc_enable ;= '1', WHEN 4 => load_flage := write, cycle:= token_cycle,	vette_addr_enable i= 11; CASE new_mode 13 WHEN stop => re_old i=	#I PIO ~ SUBHA OKHM	8 => decide_reset := ret; 6 => decide_reset := ret; MEN atop => rw_old :=	WHEN OTHERS -> Load_mode
	WHEN	WHEN	WHEN	WHEN OTH END CASE; CASE count len IS	WHEN	MZHM		MHEN .	
match with previous	skip for writseenb delay			<- PTON NAHM	dummy token cycle for mode update	read;	ca_old;= no_sel; write;		cs_old: no_sel, := write; rv_old:= write;

25

```
4 => write_addr_enable := 'l';
                                                                                                                            rw_old := write;
load_mode:= write;
decide_reset:= ret;
                                                                           1 => write_addr_enable := '1';
                                                                                                                   rw old: write,
END CASE;
                                                   ">null ;
                                                                                                                                                                  WHEN OTHERS as nully
         WHEN OTHERS => null;
                                      8
                                                                                                      2
to
                                                                                                                                ٠
د
                                CASE count_len
                       END CASE,
                                                                                                                                                                             END CASE;
                                                                                                  MHEN
                                                 WHEN
                                                                           WHEN
                                                                                                                            HEN
                                                                                                                                                                                       WHEN OTHERS => null;
END CASE;
                               WHEN void_still =>
                                                                                                                                                                                                                                                                           DFF(ck, reset, write_sig, write_del);
                                                                                                                                                                                                                                      write_sig <=write_addr_enable;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                Count_reset <= rst WHEN rst,
                                                                                                                                                                                                                                                 decide sig <- decide reset;
                                                                              --dummy as write delayed--
                                                                                                                                                                                                                                                                                                                            <= read_addr_enable;
<= write_del;
5 <= load_flags;</pre>
                                                                                                                                                                                                                                                                                                                 <- decide sig;
                                                                                                                                                                                                                                                                                        out 0 <= load mode ;
                                                   --match with rest--
                                                                                                                                                                                                                                                                                                                                                                                 <= re old;
<= cs old;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                   WITH reset SELECT
                                                                                                                                                                                                             END CASE;
                                                                                                                                                                                                                                                                                                    <= cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                          END PROCESS;
                                                                                                                                                                                                                                                                                                                                                        30 ut
                                                                                                                                                                                                                                                                                                                                                                                 out 1
                                                                                                                                                                                                                                                                                                                                                                     Į,
                                                                                                                                                                                                                                                                                                    Į,
                                                                                                                                                                                                                                                                                                                 Į,
                                                                                                                                                                                                                                                                                                                              Į,
                                                                                                                                                                                                                                                                                                                                           e c
```

decide_sig WHEN OTHERS;

15

control_cnt; count_sync GRNERIC MAP(4) PORT MAP(ck,count_reset,always_one,count_l,count_2); END behave;

CONFIGURATION CONTROL_COUNTER_CON OF U_CONTROL_COUNTER 18 FOR behave

FOR ALL:count_sync USE ENTITY WORK.count_sync(behave); END FOR; END POR; END CONTR

CONTROL COUNTER CON;

APPENDIX D:

10

15

20

25

30

45

```
WHDL Language Implementation of video Encoder/Decoder Integrated Circuit Chip
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHEN dos,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN quatro,
                                  --VHDL Description of Discrete Wavelet Transform Circuit--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN tree,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN uno,
                                                                                                                                                                                                                                                                                                   oct_add_factor : in t_memory_addr ;
base_u,base_v : in BIT_VECTOR(1 to 19);
                                                       --the string base address calculators--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                U_TO_I(base_u)
U_TO_I(base_v)
                                                                                                                                                                                                                                                                                                                                                                                                                                    architecture behave OF U_NOMULT IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            eignal next_addrit_memory_addr;
                                                                                                                                                                                                                                                      mux_control : in t_mux4 ;
                                                                                                                                                                                                                                                                                                                                                        out_1 : out t_memory_addr);
                                                                                                                                                                                                                                                                           incr : in t_memory_addr;
                                                                                                               use WORK.utils_dwt.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         signal mux:t_memory_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal addit memory addr;
                                                                          use WORK.dwt_types.all;
use WORK.utils.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WITH mux_control SELECT
                                                                                                                                                                                                              reset : in t_reset ;
                                                                                                                                                                                                                                                                                             oct add factor ; in
                                                                                                                                                                                                                                   col_end : in_bit ;
                                                                                                                                                    entity U_NOMULT IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        next_addr <= add
                                                                                                                                                                                           ck ; in bit ;
                                                                                                                                                                                                                                                                                                                                                                             end U_NOMULT,
```

10

15

20

25

35

45

50

```
CONFIGURATION NOMBLE CON OF U_NOMBLE Le
                                                                             oct_add_factor WHEN '1',
           DFF(ck, reset, next_addr, dff_out);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             architecture behave of JKFF is
                                                           , O. NHEN
                                                                                                                                                                                                                                                                                                                                                                       use WORK.utils_dwt.all;
                                                                                                                                                              --architecture outputs--
                                                                                                                                                                                                                                                                                                                                          use WORK.dwt_types.all;
use WORK.utile.all;
                                                                                                                                                                                                                                                                                                                          -- a toggle flip-flop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          roset : in t_reset ;
                                                                                                                               add<= dff_out + mux;
                                                                                                                                                                            dff_out,
                                          WITH col and SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              signal temp:bit;
                                                                                                                                                                                                                                                                                           SND NOMULT CON,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            out_l:out bit);
                                                                                                                                                                                                                                                                                                                                                                                                                           entity JKFF IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                         ck i in bit ;
                                                             <- incr
                                                                                                                                                                                                             END behave,
                                                                                                                                                                                                                                                            POR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           jiin bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end JKFF;
                                                                                                                                                                              out_1 <=
                                                                                                                                                                                                                                                                             SND POR:
                                                                                                                                                                                                                                                                                                                                                                                                                                           PORT /
                                                                                                                                                    :
                .O. WHEN reset = rst ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            architecture behave of TOGGLE is
                              11. (WHEN )-. 1. ELSE
                                                                                                                                                  COMPIGURATION JKPP_CON OF JKPP
                                                                                                                                                                                                                                                                      use WORK.utils_dwt.all;
use WORK.dff_package.all;
                                                                                                                                                                                                                                     ise WORK.dwt_types.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 DFF(ck, reset, temp, q);
                                                                                                                                                                                                                                                                                                                                                                         reset : in t_reset ;
                                                                                                                                                                                                                                                     use WORK.utils.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               signal temp:bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              temp <= 1 xOR q;
                                                                                                                                                                                                                                                                                                                       entity TOGGLE IS
                                                                                                                                                                                                                                                                                                                                                                                                                           out lout bit);
                                                                                DF1(ck,temp,q);
                                                                                                                                                                                                                                                                                                                                                      ck : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             signal qibit;
                                                                                                                                                                                                    END JKPF CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    out_1 <- q;
                                                                                                                                                                                                                                                                                                                                                                                                                                         and TOGGLE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end behave;
                                                                                                out 1 <= q,
                                                                                                                   end behave,
                                                                                                                                                                     70R behave
                                                                                                                                                                                                                                                                                                                                                                                          jıin bit;
                                                                                                                                                                                     SND POR!
                temp <-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BEGIN
                                                                                                                                                                                                                                                                                                                                          PORT (
BGIN
```

eignal q:bit;

```
--the read and write address generator, input the initial image oldsymbol{\epsilon} block sizes for octave 0 for the y channel---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- input data from memory/external
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               octave row length : in BIT VECTOR (1 to yeize) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                octave_col_length : in BIT_VECTOR (1 to xelze) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  memory port
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  base_u,base_v : in BIT_VECTOR(1 to 19) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             --dwt in control
CONFIGURATION TOGGLE CON OF TOGGLE IS
                                                                                                                                                                                                                                                                                                                                                                                                                           x_P_1 : in BIT VECTOR(1 to 10)
                                                                                                                                                                                                                                                                                                                                                                                                                                            x3_p_1 : in BIT_VECTOR(1 to 12)
x7_p_1 : in BIT_VECTOR(1 to 13)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              t_load ,
                                                                                                                                                                                                                                                                                                                                                                           direction : in t_direction ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           out_2_1 : out t_memory_addr;
out_2_2 : out t_memory_addr;
out_2_3 : out t_load;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               octave reset : in t reset ;
                                                                                                                                                                                                                                                                                                                                                                                                   channel : in t_channel ,
                                                                                                                                                                                                                                use WORK.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       octave : in t_octave ; y_done : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               out_1 : out t_input_mux;
                                                                                                                                                                                                            use WORK.utils_dwt.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       octave_finished : in
                                                                                                                                                                                                                                                                                                                                                    reset : in t_reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          out 3 1 : out t load;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   uv done : in bit ;
                                                                                                                                                                                                                                                                                entity U_ADDR_GEW IS
                                                                                                                                                                                    use WORK.utils.all,
                                                                                                                                                                                                                                                                                                                            ck : in bit ,
                                                                    END TOGGLE CON,
                       FOR behave
                                               Pon,
                                                                                                                                                                                                                                                                                                       PORT (
```

15

-- IDWT data valid

--read_valld

out_d : out t_load; out_s : out t_load; out_6 : out t_count_control;

out_3_2 : out t_cs;

```
--the current octave and when the block finishes the 3 octave transform--
                                                                                                                                                                                                                                                                                                         t_memory_addr ;
                                                                                                                                       architecture behave OF U_ADDR_GEN IS
out_7_1 r out t_col;
out_7_2 r out t_count_control);
end U_ADDR_GEN;
                                                                                                                                                                                                                                     direction : in t_direction ;
                                                                                                                                                                                                                                                                                                                                                                                             out_2_1 : out t_memory_addr;
out_2_2 : out t_memory_addr;
out_2_3 : out t_load;
                                                                                                                                                                                                                                                           channel : in t_channel ;
                                                                                                                                                                                                                                                                                                                                                       out 1 : out t input mux;
                                                                                                                                                            COMPONENT U MEM CONTROL
                                                                                                                                                                                                                                                                                                 addr_w,addr_r in
zero_hh i in t_load ;
                                                                                                                                                                                                                     reset : in t_reset ;
                                                                                                                                                                                                                                                                              octave : in t_octave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           out_3_1 : out t_load;
out_3_2 : out t_cs);
                                                                                                                                                                                                ck i in bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          COMPONENT JKFF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ck : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PORT (
```

10

15

```
--count value, and flag for count-0,1,2,col_length-1, col_length
                                                                                                                                                                                                                                                                                       --count value, and flag for count=0,1,2,row_length=1, row_length
                                                                                                                                                                         reset : in t_reset ; octave_cnt_length : in BII VECTOR(1 to yaize) ; col_carry: in t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                          reset : in t_reset ;
octave_cnt_length : in BIT_VECTOR(1 to xsize) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          base_u,base_v : in BIT_VECTOR(1 to 19);
                                                                                                                                                                                                                                                  out_1 : out t_row;
out_2 : out t_count_control);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  out_1 : out t_col;
out_2 : out t_count_control);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           col_end : in_bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Incr : in t memory addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          reset : in t_reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           oct add factor : in
                                                                                                             COMPONENT U_ROM_COUNT
                                                                                                                                                                                                                                                                                                                                                     COMPONENT U_COL_COUNT
reset : in t_reset
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 COMPONENT U_NOMULT
                                             out_liout bit);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ck : in bit ,
                                                                                                                                                     ck : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                      ck : in bit ;
                                                                            end COMPONENT,
                                                                                                                                                                                                                                                                                                             end COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end COMPONENT;
                   jiin bit;
                                                                                                                                                                                                                                                                                                                                                                     PORT (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     PORT (
```

out_1 : out t_memory_addr); and COMPONENT; $\frac{1}{2}$

15

uv :BIT_VECTOR(1 to 13); y : BIT VECTOR(1 to 13); BIT VECTOR(1 to 13); incr :t_memory_addr; MUXIE MUX4; MUX4, latency one ibit; read muxit signal signal eignal signal ignal signal signal aignal signal signal igneta signal eignal ignal ignal signal Bignal aignal ignal signal aignal Bignal signal

mem_control_lit_input

write addrit

signal

temp2 :bit;

signal signal signal signal signal

15

25

```
WHEN 2,
WHEN 3;
                                                                                                                                                                                                                                                                                                                                                                                                                                    WHEN 1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --signals when write must start delayed I tu for use in zero_hh--
                                                                                                                                                                                                                                                                                                             B-000" 6 x p 1(1 to 8) 6 B-10" WHEN 1,
B-0" 6 x3_p 1(1 to 9) 6 B-100" WHEN 2,
x7_p 1(1 to 9) 6 B-1000" WHEN 3,
                                                                                                                                                                                                                                                                                                                                                                                                                               B"0000" & x_p_1(1 to 7) & B"10"
B"00" & x3_p_1(1 to 8) & B"100"
B"0" & x7_p_1(1 to 8) & B"1000"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            count_carry ,
                                                                                                                                                                                                                                                                                                                                                                                                            B"000000000001" WHBN 0,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN OTHERS;
                                                                                                                                                                                                                                                                                          <- 8"000000000001" WHEN 0,
                   signal mem_control_2_2:t_memory_addr;
signal mem_contgol_2:t_load;
signal mem_control_3:it_load;
signal mem_control_3_2:t_cs;
        lit memory addr;
                                                                                                                                                                                                   WHEN 2.
                                                                                                                                                                                WHEN 1,
                                                                                                                                                                                                                 8 WHEN 3,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  oct_add_factor <= U_TO_I(add_2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           add_2_y WHBN y,
add_2_uv WHF
                                                                                                                                                             HEN O.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      .1. WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 WITH addr_col_2 SELECT
addr_col_flag <= '1'
signal mem_control_2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      WITH channel SELECT
                                                                                                                                     WITH octave SELECT
                                                                                                                                                                                                                                                                       WITH octave SELECT
                                                                                                                                                                                                                                                                                                                                                                                      WITH octave SELECT
                                                                                                                                                          .
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --decode to bit--
                                                                                                                                                                                                                                                                                                                                                                                                            add 2 uv
                                                                                                                                                                                                                                                                                          add 2 y
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         2 pqq 7
                                                                                                 BEGIN
                                                                                                                                                        Incr
```

.0. WHEN OTHERS!

5

10

15

20

25

35

45

55

```
'1' WHEN addr_row_1 = 2 AND addr_col_1 = conv2d_latency-1 ELSE '0',
write_latency on
```

'1' WHEN addr_row_2 = count_carry AND addr_col_flag = 1' ELSE '0'; --read input data done -read done <=

WITH zero_hh_bit SELECT
zero_hh <= write WHEN 'l',
read WHEN '0',

WITH read_done_bit_SELECT read_valid <= write WHEN '1', read_wHEN '0'; DPP(ck, reset, zero_hh, start_write_col);

--1 tu after sero_hh--

--base y-y_done='1' AND uv_done='0' AND octave_finished=write AND channel=y ELSE --base_u----- base --ttes WIEM y done to AND us done to AND octave finished-write AND channal-us ELSE quatro WHEM y done to AND us done it AND octave filliahed-writes AND channal-us ELSE quatro WHEM y done to AND us done to AND octave filliahed-writes AND channal-us ELSE WHEN y done .. O' AND octave finished write AND channel my ELSE WHEN <-tree read mux

--- pase -----base y-----base_---- keep address 0 y ELSE U RLSE WHEN zero hh -write ELSE channe1= WHEN channels WHEN quatro ; tres gop oun • write mux

--note that all the counters have to be reset at the end of an octave, ie on octave_finished--

--the, rowscol, counts, for, the, read, address--

col_map: U_COL_COUNT PORT MAP(ck,octave_reset,octave_col_length,addr_col_l,addr_col_2);

row_map: U_ROW_counT PorT MAP(ck,octave_reset,octave_row_length,addr_col_2,addr_row_l,addr_row_2);

10

15

25

```
read_mapiU_NONULR PORT KAP(ck,reset,addr_col_flag,read_mux,incr,oct_add_factor,base_u,base_v,read_addr);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             mem_ctr]_map; U_MEH_CONTROL_PORT_NAP_CEA,reser,direction,channel,octave,vrite_addr_read_addr_serc_hh,
mem_control_1,mem_control_2_1,mem_control_2_3,mem_control_2_3,mem_control_3_3,mem_control_2_3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  write_map:U_NONUL1 PORT MAP(ck,reset,temp6,write_mux,incr,oct_add_factor,base_u,base_v,write_addr);
                                                           tog_1:JKFF PORTMAP(ck,octave_reset,write_latency,zero_hh_bit);
                                                                                                                 tog_2:JKFF PORT MAP(ck,octave_reset,read_done,read_done_bit);
                                                                                                                                                                                                                                        -- conv_2d PIPELINE DELAY ON THIS FLAG
                                                                                                                                                                             --war addresses for sparc mem--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              out_2_1<= mem_control_2_1;
out_1_2 <= mem_control_2_2;
out_2_3 <= mem_control_2_3;
                                                                                                                                                                                                                                                                                                   DF1(ck,addr_col_flag,temp0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     out_3_1 <= mem_control_3_1;
out_3_2 <= mem_control_3_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       out_1 <-mem_control_1;
                                                                                                                                                                                                                                                                                                                            DF1(ck,temp0,temp1);
                                                                                                                                                                                                                                                                                                                                                          DF1(ck,temp1,temp2);
                                                                                                                                                                                                                                                                                                                                                                                       DP1(ck,temp2,temp3);
                                                                                                                                                                                                                                                                                                                                                                                                                     DF1(ck,temp3,temp4);
                                                                                                                                                                                                                                                                                                                                                                                                                                                  DF1(ck,temp4,temp5);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                DF1 (ck, temp5, temp6);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 out_4 <=zero_hh;
out_5 <=read_valid;
all_one <= 11,
```

10

15

20

35

40

50

```
END ADDR GEN CON;
--the basic 2d convolver for forward transform, rows first then cols for the forward trandform--
                                                                                                                                                                                                                                                            USE ENTITY WORK.U_MEM_CONTROL(behave);
                                                                                                                                                                                                                                                                                                                                            FOR ALL: U_ROW_COUNT USE ENTITY WORK, U_ROW_COUNT(behave);
                                                                                                                                                                                                                                                                                                 FOR ALL:U_COL_COUNT USE ENTITY WORK.U_COL_COUNT(behave);
                                                                                                                                                                                                              USE ENTITY WORK.U_NOMULT(behave);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- cols first then rows for the inverse transform
                                                                                                                                                                                                                                                                                                                                                                                    FOR ALL: JKFF USE ENTITY WORK. JKFF (behave);
                                                                                                                                                                  CONFIGURATION ADDR GEN CON OF U ADDR GEN LE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pdel : in t_scratch_array(1 to 4);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       t_reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                in in t input ; direction ;
                                                                                                                                                                                                                                                         FOR ALL: U MEN CONTROL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             use WORK.utils_dwt.all;
use WORK.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  use WORK.dvt_types.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           reset : in t_reset ;
                                                                                                                                                                                                              TOR ALL: U NOHULT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             entity U_CONV_2D IS
                                    out_7_1<=addr_opd_1;
out_7_2<=addr_col_2;
out_6 <=addr_row_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    conv_reset ; in
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ck : in bit ;
                                                                                                                                                                                                                                                                              END POR;
                                                                                                                                                                                                                                                                                                                         END POR,
                                                                                                                                                                                                                                                                                                                                                                    END POR,
                                                                                                                                                                                                                                                                                                                                                                                                         END POR,
                                                                                                                                                                                                                                   END POR
                                                                                                                                                                                           POR behave
                                                                                                                          END
```

row_flag : in t_count_control ;
addr_col_read_l : in t_col ;
addr_col_read_g : in t_count_control;

```
--the inverse convolver returns the raster scan format output data--
                                                                                                                                                                                                                                                                            --the convolver automatically returns a 3 octave transform--
                                                                                                                                                                  --forward direction outputs in row form
out_2_1 : out_t_scratch_array(1 to 4);
                                                                                                                                                                                                                                                                                                                architecture behave OF U_CONV_20 IS
                                                                                                                                                                                                                                                                                                                                                                                                                               direction : in t_direction ;
                                                                                               count_control);
                                                        out t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      col_flag : in t_count
                                                                                                                                                                                                                                                                                                                                                                                                                                                      in in t input ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          out_1 : out t input )
                    2 : out t_col;
3 : out t_col;
                                                                                                                                                                                                                                                                                                                                                                                                          reset : in t_reset
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                COMPONENT U_CONV_COL
                                                                                                                                                                                                                                                                                                                                                    COMPONENT U_CONV_ROM
                                                                                                                                                                                       HH HG HH HG
                                                                                                                                                                                                                                                                                                                                                                                           ck : in bit ;
                                                                                            out_5 : out t_e
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PORT (
```

```
At tempitic remeir

1 tempitic remeir

1 converse fortic remeir

1 add: tempitic control;

1 add: tempitic control;

1 add: tempitic control;

1 add: col;

2 add: col;

2 add: col;

3 add: col;

4 add: col;

5 add: col;

5 add: col;

6 add: col;

7 add: col;

8 add: col;

8 add: col;

8 add: col;

9 add: col;

9 add: col;

1 add: col;

2 add
                                                                                                                                                                                                                                                                                                                                                                                                                                          out_1 : out t_input,
out_2 : out t_scratch_array(1 to 4);
out_1 : out t_col);
                                                                                                                                                                                         pdel : in t_scratch_array(1 to 4)
                                                                                                                                                                                                                                                                                                                                                               count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal col_count_2:t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 row_controlit_count_control;
                                                                                                                                                                                                                                          row_flag : In t_count_control ;
col_count_l : in t_col;
col_count_2 : in t_count_contro
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       row_temp2:t_count_control;
row_temp3:t_count_control;
row_temp4:t_count_control;
                                                                                                direction : Lot. t_direction ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            col_reset:t_reset;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | col_tempO:t_col;
| col_temp1:t_col;
| col_temp2:t_col;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                col_temp3:t_col;
                                                                                                                                                in in t_input;
                                                       reset;
ck : In bit ;
                                                reset : in t
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end COMPONENT,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      elgnal
elgnal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            eignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     langia
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      stgnal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      stgnal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                eignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Bignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       eignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        elgnel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 eignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        eignel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Bignal
```

col_count_lit_col;

signal

10

15

20

25

30

35

40

50

55

```
--pipeline delays in row_conv--
                                                                                                                                                                                                                                                                                                                                                                                     conv_reset_inv WHEM inverse / --pipeline delays in col_conv--
                                                                                                                                                                                                                                                                 --reset must be delayed for row convolver depending on direction of transform
                                                                                                                                                                                                                                                                                                                                                                                                                       --reset must be delayed for col convolver depending on direction of transform
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -- counter flags must be delayed for col convolver depending on pipelining
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              . WHEN Inverse
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             forward.,
                                                                                                                                                                                                                                                                                                                                                                    forward ,
                                                                                                                                                                                          outit_scratch_srray(1 to 4);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          col_reset_forw WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    DF1(ck,addr_col_read_2,addr_temp1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        DF1(ck,addr_temp1,addr_col_rd_del);
                                                                                                                                                                                                                                                                                                                                                                    CONV_reset WHEN
addr_temp4:t_count_control;
                addr_temp3:t_count_control;
                                 | del_conv_colit_input,
| del_conv_couit_input,
| del_conv_init_input,
| row_init_input,
| row_init_input,
                                                                                                                                                                                                                                                                                  DF1(ck,conv_reset,templ);
DF1(ck,templ,conv_reset_inv);
                                                                                                                                                                                                                                                                                                                                                                                                                                           DP1(ck,conv_reset_inv,temp2);
DP1(ck,temp2,col_reset_forw);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              CONV_reset
                                                                                                                               col:t_input,
                                                                                                                                                     col_init_input,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   WITH direction SELECT
                                                                                                                                                                         del_inst_input;
                                                                                                                                                                                                              wr_addrit_col;
                                                                                                                                                                                                                                                                                                                                           WITH direction SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   WITH direction SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       col resat <-
                                                                                                                                                                                                                                                                                                                                                                 row_reset <=
algnel
                                                                                                                                                                                                              ignel
                                    signal
                                                                         algnel
                                                                                             Bignal
                                                                                                                 signal
                                                                                                                                  signal
                                                                                                                                                                      Langla
                                                                                                                                                                                          e ignel
                Monel
                                                     Bignal
                                                                                                                                                     Bignel
                                                                                                                                                                                                                               BGIN
```

addr_temp2 <= addr_col_read_2 WHEN forward,

10

25

55

```
-- counter flags must be delayed for row convolver depending on pipelining
addr_col_rd_del WHEN inverse;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          forward ,
                                                                                                                                                                                                                                                                                                                                                            -- pipeline delays for col counter, count value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          WHBN inverse ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 2 <= addr_temp4 WHBN
addr_col_read_2 WHBN inverse;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -- similar for carry flag of col counter
                                                                                                                                                                                                                                                                              row_flag WHEN inverse;
                                                                                                                                                                                                                                                    row_temp4 <= row_temp3 WHEN forward,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               DP1(ck,addr_col_rd_del,addr_temp3);
DP1(ck,addr_temp3,addr_temp4);
WITH direction SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ZHEN
                                                                                                                                                                                                                                                                                                                                                                              DF1(ck,addr_col_read_l,col_temp0);
DF1(ck,col_temp1);
DF1(ck,col_temp1,col_temp2);
DF1(ck,col_temp2,col_temp2);
MTH direction SELECT
                                                                                                                                                                                                                                                                                                                  DP1(ck,row_temp4,row_control);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               addr_col_read_1
                                                                                                                                                             DP1(ck,row_temp1,row_temp2);
DP1(ck,row_temp2,row_temp3);
                                                                                                                                        DF1(ck,row_temp0,row_temp1);
                                DF1(ck, addr_temp2, col_flag);
                                                                                                                    DF1(ck, row_flag, row_temp0);
                                                                                                                                                                                                                               WITH direction SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               col_count_1 <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 col_count_2 <=
```

--pipeline delays for the convolver values and input value---

10

15

DF1(ck, conv_row, del_conv_row);

45

55

OF1 (ck, in_in, dajkin);

```
col_map: U_CONY_COL PORT MAP(ek,col_reset,direction,col_in,pds).row_control,col_count_1,col_count_2,
                                                                             row_map: U_CONV_ROW PORT MAP (ck,row_reset,direction,row_in,col_flag,conv_row);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              USB ENTITY WORK.U_CONV_COL(behave);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      USB ENTITY WORK.U_CONV_ROW(behave);
                                                                                                                                                                                                                                                                                                    del_conv_col WHEM forward,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   CONFIGURATION CONV_2D_CON OF U_CONV_2D 18
                                           del_conv_col WHBN inverse;
                                                                                                                                         col_in <= del_conv_row WHEN forward,
del_in WHEN inverse;
                      row_in <= del_in WHBN forward,
                                                                                                                                                                                                                                                                                                                                                          out_2_1<= pdel_out;
out_2_2 <= wr_addx;
out_2_3 <= col_count_1;
                                                                                                                                                                                                                                                            --architecture outputs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   POR ALLEU CONV ROW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           POR ALL: U CONV COL
WITH direction SELECT
                                                                                                                     WITH direction SELECT
                                                                                                                                                                                                                                                                                WITH direction SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                           out_4 <= col_count_2;
out_5 <= col_count_2;
out_5 <= col_flag;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               RND POR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end behave,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          FOR behave
                                                                                                                                                                                                                                                                                                    out_1 <-
```

10

15

20

35

55

END FOR,

END POR,

```
two ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            one
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ELSIF countdeleone AMD carry - count_carry THBN countout
                                                                                                                                                                     -- a 12 line by line resetable counter for the state machines, out->one on ret--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ELSIF countdel-two AND carry = count_carry THEN countout <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    IF reset - rst THEW countout <-one;
                                                                                                                                                                                           --carry active on last element of row--
                                                                                                                                                                                                                                                                                                                                                                                                              architecture behave Of U_COUNTCOL_2 IS
                                        -- ld col convolver, with control --
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           END IP;
                                                                                                                                                                                                                                                                                                        carry: in t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 OF1 (ck, countout, countdel);
                                                                                                                                                                                                                                                                                                                                                                                                                                    signal countdel:t_count_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal countout:t_count_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       --architecture outputs--
                                                                                                                                                  use WORK, dff package, all;
                                                                                                                                                                                                                                                                                                                                                out_1 : out t_count_2 )
                                                                                                                                                                                                                entity U_countool_2 is
                                                                                    use WORK.dwt_types.sll;
                                                                                                                            use WORK.utils_dut.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ROCESS(Ck, reset, carry)
                                                                                                                                                                                                                                                                                  reset : in t_reset ;
                                                                                                      USB WORK. Utils. all,
                                                                                                                                                                                                                                                                                                                                                                      end U_COUNTCOL_2,
END CONV_2D_COMP
                                                                                                                                                                                                                                                            ck , in bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        BGIN
                                                                                                                                                                                                                                      PORT (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   BEGIN
```

out_1 <= countdel;

END PROCESS,

10

15

20

25

30

35

45

```
-- out is (G,H), and line delay out port. The row counter is started 1 cycle later to allow for--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              --input is data in and, pdel, out from line-delay memorles--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- pipeline delay between MULTIPLIER and this unit --
                                  CONFIGURATION COUNTCOL_2_CON OF U_COUNTCOL_2 is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                in in tinting type type type in the scratch array(1 to 4) to the tint count control to collower in the collowe
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   out_1 : out t_input;
out_2 : out t_scratch_array(1 to 4);
out_3 : out t_col);
end 'u_conv_col;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    architecture behave OF U_CONV_COL IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  col_count_2 : in t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  direction : in t_direction ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           use WORK.utils_dwt.all;
use WORK.dff_package.all;
entity U_CONV_COL_IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     use WORK.dwt_types.all;
use WORK.utiis.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  COMPONENT U_COUNTCOL_2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  reset ; in t_reset ;
                                                                                                                                                                                                                                                                                               SND COUNTCOL_2_CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ck ; in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ck : in bit ;
END behaves
                                                                                                                                                     POR behave
                                                                                                                                                                                                                                      END FOR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PORT (
```

```
addsel: in t_add_array(1 to 3);
                                                                                                                                                                                                                                                                                                                                              in in the though area(1 to 3);
andeal in tendarea(1 to 3);
andeamaxeal in tendarea(1 to 2);
muxeal in tendarea(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        signal row_control_delit_count_control; signal col_carry:t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           out_1 : out t_scratch_array(1 to 4) );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  signal andselit and array(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  pdel : in t_ecratch_array(1 to 4)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal row_control:t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             direction : in t_direction ;
                 carry: in t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       eignal reset_row:t_reset;
eignal shift_const:t_round;
                                                                                                                                                                                                                                                                                                                               reset : in t_reset ;
                                                        out 1 : out t_count_2 )
end_COMPONENT;
                                                                                                                      COMPONENT U_ROUND_BITS
reset : in t_roset ;
                                                                                                                                                                                                                                                                                        COMPONENT U_MULT_ADD
                                                                                                                                                               in in t. scratch;
                                                                                                                                                                                                                          out 1:out t_input);
and COMPONENT;
                                                                                                                                                                                    sel:in t_round;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end COMPONENT;
                                                                                                                                           PORT (
                                                                                                                                                                                                                                                                                                                PORT
```

15

```
mult_addit_scratch_array(1 to 4);
                                         contermuxeelit_mux_array(1 to 2);
muxeelit_mux4_array(1 to 3);
                                                                                               signal pdel_out:t_scratch_array(1 to 4);
                                                                                 pdel_init_ecratch_array(1 to 4);
addselit_sdd_array(1 to 4);
                                                                                                                                                                                                                                              --the code for the convolver --
                                                                                                              pdell_delit_scratch;
                                                                                                                                                                          col_count_temp:t_col;
                        dofft_count_2,
                                                                                                                              gh_out:t_scratch;
                                                                                                                                                                                                                                                                            DP1(ck,reset,reset_row);
                                                                                                                                                                                                                   gh_selectit_mux;
            countit_count_2,
                                                                                                                                                                                    signal wr_addr:t_col;
                             count
                                                                                 signal
                                                                                                              signal
                                         eignal
                                                                    elgne)
                                                                                                                                             1 dus 1
                                                                                                                                                                          elgnel
                                                                                                                                                                                                                      aignal
            eignel
                           o ignal
                                                        0 ignal
                                                                                                                              eignel
                                                                                                                                                                                                                                    SECIN
```

10

15

20

25

45

55

--these need to be synchronised to keep the row counter aligned with the data stream----signal for row<=0;1;2;3;; last row; stc-direction = forward AND count=one ELSE --also the delay on col_count deglitches the col carryout-row_control <= row_flag; Dass WHEN andsel(1) <-

direction - forward AND count=two ELSE pass WHEN direction inverse AND count two BLSE

Zero WHEN

tero ;

--we want the row counter to be 1 cycle behind the col counter for the delay for the--

--starts row counter 1 cycle after frame start--

DFF(ck,reset,col_count_2,col_carry);

--pipelined line delay memory--

10

15

20

25

30

35

40

45

50

55

tree WHEN direction = forward AND row_control= count_carry ELSE

uno WHER direction = inverse ELSE

¢

MuxBel (3)

dos WHEN direction . forward AND row control-count 0 ELSE

uno WHEN direction = inverse ELSE

```
dos WHEN direction a inverse AND row_control count_cerry ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                           <- zero WHEN direction = inverse AND row_control=count_l ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    tres WHEN direction = inverse AND row_control = count_imi ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              quatro WHEN direction - inverse AND row_control=count_1 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        tres WHBN direction " inverse AND row_control"count_0 ELSE
                                                                                          zero WHEN direction forward AND row_control = count_0 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        dos WHEN direction = inverse AND row_control=count_0 ELSE
                                                                                                                                                                                                                                                                                                     centermozed <= (teft,right) WHEN (direction = forward AND count = onc) OR(direction = inverse AND count = two) ELSE
                                                                                                                                                                                                                                                                                                                                                                                         muxandsel(1 to 2) <= (pass,andsel(2)) WHEN direction = inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   pass WHEN direction - inverse ELSE
                                                                                                                                                        --now the add/sub control for the convolver adders--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             dos WHEN direction - inverse ELSE
                                                                                                                                                                                                                          oue,
                                                                                                                                                                                                                                                400
                                                                                                                                                                                                                                                                                                                                                                                                                     (andsel(2),pass);
                     zero WHEN count 0 ,
                                                                                                                                                                                                                       MER
                                                                                                                                                                                                                                   (add, subt, add, add) WHEN
                                                                                                                                                                                                             (add, add, add, subt)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         andsel(2);
                                                                                                                                                                                                                                                                                                                             (right, left);
                                                 WHEN
                                                                                                                                                                                                                                                                                                                                                                   --the addmuxsel signal--
WITH TOW CONTROP SELECT
                                                                                                                                                                                                                                                                               --now the mux control ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      roun.
                                                                                                                                                                                 WITH count SELECT
                                                 pass
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           •
                        ů
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     muxmel(1) <-
                                                                                       åndeel(3) <-
                                                                                                                                                                                                                                                                                                                                                                                                                                    muxandsel(3)
                                                                                                                                                                                                             :
                     endeel (2)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        muxsel(2)
                                                                                                                                                                                                       addsel
```

```
NAP (reset, in in, andse), contermuseel, museel, musendsel, addesl, direction, pdel_out, mult_add);
                            quatro WHEN direction - forward AND row_control- count_carry ELSE
tres WHEN direction - forward AND row control-count 0 ELGE
                                                                                                                      COUNT_MAP: U_COUNTCOL_2 PORT MAP(ck,reset_row,col_carry, count);
                                                                                                                                                                                        -- set up the r/w address for the line deley memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --in the control signals to the mult_add block--
                                                                                                                                                                                                                         --need 2 delays between wr and rd addr
                                                                                                                                                                                                                                                                                            DF1(ck,col_count_1,col_count_temp);
DF1(ck,col_count_temp,wr_addr);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --delay to catch the write address
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              DP1(ak,mult_add(1),pdel_in(1)))
DP1(ak,mult_add(2),pdel_in(2)))
DP1(ck,mult_add(3),pdel_in(3)))
DP1(ck,mult_add(4),pdel_in(3)))
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              MULT ADD MAP: U MULT ADD PORT
                                                                                                                                                                                                                                                                                                                                                                                          rd_addr <= col_count_1;
```

10

15

25

30

55

gh, when <= right WHEN (direction = inversa AND cours, del = ons) OR (direction = forward AND cours, del = rwo) ELSE

DF1(ck, count, count_del);

--read delay to match MULT delay

DP1(ck, pde)(1), pde)_out(1));
DP1(ck, pde)(2), pde)_out(2));
DP1(ck, pde)(3), pde)_out(3));
DP1(ck, pde)(4), pde)_out(4));

DF1(ck,pdel_out(1), pdell_del);

```
shift_const <= shift3 WHEN direction = inverse AND (row_control_delecount_1 OR row_control_delecount_2) giss
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -- a 12 line by line resetable counter for the state machines, out->one on rat--
                                                                                                                                                                                                                                                                                                                         USE ENTITY WORK.U_ROUND_BITS(Dehave);
                                                                                                                                                                                                                                                                                                                                                                 USE ENTITY WORK.U_COUNTCOL_2(behave);
                                                                                                                                                                                                                                                                                                                                                                                                       USE ENTITY WORK.U_MULT_ADD(behave);
                                                                                                                   RB_MAP: U_ROUND_BITS PORT MAP(gh_out,ehift_conet,rb_out);
                                                                                                                                                                                                                                                                             CONFIGURATION CONV_COL_CON OF U_CONV_COL 16
DF1(ck, row_contgol, row_control_del);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         use WORK.dff_package.all;
                                                                                                                                                                                                                                                                                                                   FOR ALL: U ROUND BITS
                                                                                                                                                                                                                                                                                                                                                           FOR ALL: U COUNTCOL 2
                                                                                 ehift5,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               use WORK.dut_types.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        use WORK.utils dwt.all;
                                                                                                                                                                                                                                                                                                                                                                                                       FOR ALL:U_MULT_ADD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          reset : in t_reset ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                entity U_COUNT_2 IS
                                                                                                                                                            out_2 <= rb_out;
out_2 <= rdel_in;
out_3 <= wr_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 SHD CONV_COL_CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ck i in bit ;
                                                                                                                                                                                                                                                                                                                                          END FOR;
                                                                                                                                                                                                                                                                                                                                                                                      END POR,
                                                                                                                                                                                                                                                                                                                                                                                                                           END FOR,
                                                                                                                                                                                                                                          END behaves
                                                                                                                                                                                                                                                                                                    POR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                END FOR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     PORT (
```

50

gh_out <= MUX_2(pdel_in(4),pdell_del,gh_select);

```
one WHEN reset = rst OR countdel = two ELSE
                                                                                                                                                                                                                                                                                                                                     --the 1d convolver, with control and coeff extend--
                                                                                                                                                                                                                                          CONFIGURATION COUNT_2 CON OF U_COUNT_2 Le
architecture behave of U_COUNT_2 IS
signal countdait count_2;
signal countout:t_count_2;
BEGIN
                                                                                                                                DF1(ck, countout, countdel);
                                                                                                                                                                                                                                                                                                                                                                                                             use WORK.dff_package.all;
                                                                                                                                                  --architecture outpute--
                                                                                                                                                                                                                                                                                                                                                                          use WORK.dwt_types.all,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                reset : in t reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        entity U_CONV_ROW IS
                                                                                                                                                                     out_1 <= countdel,
                                                                                                                                                                                                                                                                                                                                                                                          use WORK,utile.ell;
                                                                                                                  two 1
                                                                                                                                                                                                                                                                                                  END COUNT_2_CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ck : in bit ,
                                                                                                countout <=
                                                                                                                                                                                                                                                             POR behave
                                                                                                                                                                                                                                                                                BND POR,
                                                                                                                                                                                                          END
```

out 1 : out t_count 2)

end U COUNT 2;

in in : in t input ; col flag : in t count control direction : In t_direction ;

```
-- out is (G,H). The row counter is started 1 cycle later to allow for --
                                                                                  --the strings give the col & row lengths for this octave--
                                                              --pipeline delay between MULTIPLIER and this unit --
architecture behave OF U_CONV_ROW IS
                                                                                                                                                                                                                                                                                                                                                                           out_1 : out t_count_2 )
                                                                                                      COMPONENT U_ROUND_BITS
                                                                                                                                                                                                                                                                                                                                     reset : in t_reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                                       COMPONENT U MULT ADD
                                                                                                                                            In_in : in t_scratch;
                                                                                                                                                                                                          out_liout t_input);
                                                                                                                                                                                                                                                                       COMPONENT U_COUNT_2
                                                                                                                                                                  seliin t_round;
                                                                                                                                                                                                                                                                                                                 ck : in bit ;
                                                                                                                                                                                                                                 and COMPONENT,
                                                                                                                                                                                                                                                                                                                                                                                                 end COMPONENT,
                                                                                                                                                                                                                                                                                           PORT (
                                                                                                                             PORT
```

nuxandsel : in t_and_array(1 to 3) ; addsel : in t_add_array(1 to 4) ; in_in : in t_input'; andsel : in t_and_array(1 to 1) ; centermuxsel : in t_mux_array(1 to 2)

nuxsel : in t_mux4_array(1 to 3) ;

reset : in t reset ;

PORT (

pdel : in t_scratch_array(1 to 4)

direction : in t_direction ;

10

15

out_1 : out t_input) end U_CONV_ROW;

10

15

20

25

30

35

55

```
--flag when col_count<=0;1;2;col_length;etc--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             --- starts row counter 1 cycle after frame start ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --makes up for the pipeline delay in MULT --
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           zero WHEN direction * forward AND count-two ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                pass WHEN direction-inverse AND count-two ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   andsel(1) <- page WHEN direction = forward AND count-one ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -- now the state machines to control the convolver--
                                                                                                                                              muxandeelit and array(1 to 3);
addeelit_add_array(1 to 4);
countit_count_2;
centermuxeelit_mux_array(1 to 2);
                                                                                                                                                                                                                                                  mult_addit_scratch_array(1 to 4);
                                                                                                                                                                                                                                                                       pdelit_scratch_array(1 to 4);
out_1 : out t_scratch_array(1 to 4) );
end COMPONENT;
                                                                                                                                                                                                                                 muxeelit mux4 array(1 to 3);
                                                                             col_controlit_count_control;
                                                                                                                         andselit_and_array(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                               --the code for the convolver --
                                                                                                                                                                                                                                                                                            pdell delit scratch;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             --!!!LATENCY DEGENDENT!!--
                                                              reset colit reset;
                                                                                                                                                                                                                                                                                                                                                          rb_selectit_round,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       DF1(ck, reset, reset_col),
                                                                                                                                                                                                                                                                                                                    outst scratch,
                                                                                                                                                                                                                                                                                                                                     out:t scratch,
                                                                                                                                                                                                                                                                                                                                                                               gh_select it_mux;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          col_control <= col_flag;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        --Pirst the and gates--
                                                                                                       temp:t and:
                                                                                                                                                                a ignal
                                                              ignet
                                                                                  ignal
                                                                                                       signs.
                                                                                                                         1 dun 1
                                                                                                                                              Bignal
                                                                                                                                                                                       igna1
                                                                                                                                                                                                            eignel
                                                                                                                                                                                                                                 et gme 1
                                                                                                                                                                                                                                                  eignel
                                                                                                                                                                                                                                                                       e ignal
                                                                                                                                                                                                                                                                                            ignal
                                                                                                                                                                                                                                                                                                                    igna1
                                                                                                                                                                                                                                                                                                                                        eignal
                                                                                                                                                                                                                                                                                                                                                             elgne!
                                                                                                                                                                                                                                                                                                                                                                               ignel
                                                                                                                                                                                                                                                                                                                                                                                                                        BEGIN
```

zero ;

10

15

20

25

30

40

45

```
Count carry ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            dos WHEN direction = forward AND col_control=count_0 ELSE
tres WHEN direction = forward AND col_control= count_carry ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      dos WREN direction = inverse AND col_control=count_0 ELSE
quatro WHEN direction = inverse AND col_control=count_in ELSE
tres WREN direction = inverse AND col_control= count_ini ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              <= zero WHEM direction = inverse AND col_control=count_1 BLSE</p>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           tres WHEN direction = inverse AND col_control=count_O ELSE
dos WHEN direction = inverse AND col_control= count
                                                                                                       andsel(3) <- rero WHEN direction=forward AND col_control = count_0 BLSE
                                                                                                                                                                                                                                                                                                                                                   centermuzie] <= (RR.jrjah) WHEN (direction = forward AND count = one) OR(direction = inverse AND count = 1wo) ELSS
                                                                                                                                                                                                                                                                                                                                                                                                                                                           muxandsel(1 to 2) <= (pass,andsel(2)) WHEN direction = inverse BLSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            pass WHEN direction . inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  uno WHEN direction - inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       dos WHEN direction - inverse ELSE
                                                                                                                                                                                    --now the add/sub control for the convolver sdders--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             uno WHEN direction = inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     (andwel(2),pass) ;
                                                                                                                                                                                                                                                              e e
                                                                                                                                                                                                                                                                                     two ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      andsel(2);
                                 count_0 ,
                                                                                                                                                                                                                                                                         (add, subt, add, add) WHEN
                                                                                                                                                                                                                                                       WHEN
                                                                                                                                                                                                                                                                                                                                                                                     (right, left);
                                                              OTHERS,
                                                                                                                                                                                                                                            (add, add, add, subt)
                                                                                                                                                pass,
                                                       pass WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       nuo
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        oun
                                 zero WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                             --the addmuxeel eignal --
WITH col_controjk: SELECT
andsel(2) <= zero W
                                                                                                                                                                                                                                                                                                                             --now the mux control --
                                                                                                                                                                                                                      WITH count SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 •
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ů
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  muxandsel(3)
                                                                                                                                                                                                                                                addeel <-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          muxsel(1)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           muxsel(2)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             muxeel(3)
```

10

20

25

35

45

50

```
ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           shift3 WHEN direction = inverse AND (col_control=count_2 OR col_control=count_3) ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      gh_select <= left WHEN (direction = inverse AND count =ons) OR (direction = forward AND count =two)
                            quatro WHEN direction * forward AND col_control = count_cerry ELSE
                                                                                                                                                                                                                 MAP(reset, in In, andeel, centermuxeel, muxeel, muxandsel, addeel, direction, pdel, mult_add);
tres WHEN direction = forward AND col_control=count_0 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             USE ENTITY WORK.U_ROUND_BITS(behave);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       shift4 WHEN direction - inverse ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    RB_MAP: U_ROUND_BITS PORT MAP(gh_out,rb_select,rb_out);
                                                                                                    COUNT_MAP: U_COUNT_2 PORT MAP(ck,reset_col, count);
                                                                                                                                                            -- join the control signals to the mult_add block--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <" MUX_2(pdel(4),pdell_del,gh_select);</p>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CONFIGURATION CONV_ROW_CON OF U_CONV_ROW 18
                                                                                                                                                                                                                                                                         --pipeline delay for mult-add,unit--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ohirts;
                                                                                                                                                                                     HULT ADD MAP: U HULT ADD PORT
                                                                                                                                                                                                                                                                                                                                                                                  DF1(ck,mult_add(3),pde1(3));
DF1(ck,mult_add(4),pde1(4));
                                                                                                                                                                                                                                                                                                                             DF1(ck, mult_add(1),pdel(1));
                                                                                                                                                                                                                                                                                                                                                     DF1(ck, mult_add(2),pde1(2));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       DF1(ck,pdel(1), pdell_del);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             FOR ALL: U ROUND BITS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                out_1 <= rb_out;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           rb_select <-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END behave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             FOR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   gh_out
```

```
--input t is the toggle ,outputs are q and to (toggle for next counter#
                                                                                                                                   --The basic toggle flip-flop plus and gate for a synchronous counter
                                                                USB SHIITY WORK, U_MULT_ADD(behave);
                           USE ENTITY WORK.U_COUNT_2(behave);
                                                                                                                                                                                                                                                                                                                                       ckiin bit ;resetiin t_reset;eniin bit;qiout bit;carry;out bit);
                                                                                                                                                                                              -- reset is synchronous, ie active on final count
                                                                                                                                                                                                                                                                                                                                                                                                                  architecture behave OF BASIC_COUNT is
                                                                                                                                                                                                                 use work.DWT_TYPES.all;
                                            FOR ALL:U_MULT_ADD
                   FOR ALL:U COUNT 2
END FOR!
                                                                                                                                                                                                                                                                            entity BASIC_COUNT 18
                                                                                                                  CONV_ROW_CON;
                                                                                                                                                                                                                                                                                                                                                          end BASIC_COUNT;
END FOR,
                                                                              END POR,
                                                                                               END FOR;
                                                                                                                                                                                                                                                                                                                      PORT
```

10

15

25

30

35

55

END behaves

in_dff<=(dlat XOR en) AND reset_bit;

DFI(ck, in dff, dlat), carry<-dlat AND en;

q<-dlat,

reset_bit <= '0' WHEN ret,

eignal reset_bit:bit;

BBGIN

eignal in_dffibit, WITH reset SELECT

eignal dlatibit,

1. WHEN no ret;

configuration basic_count_con of basic_count is

```
--are mab(bit 1).....lab,carry.This is the same order as ELLA strings are stored#
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 basic_count PORT MAP(ck,reset,enable(1+1),q(1),enable(1));
-- The n-bit macro counter generator, en is the enable, the outputs
                                                                                                                                                                                                                                                                                                                                                                                                                                                     ckiin bit iresetiin t_resetjeniin bitjqiout bitjcarryiout bit);
                                                                                                                                                                                                                                                                                                                                                             architecture behave OF COUNT_SYNC is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         eignal enable:bit_vector(1 to n+1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          cl: for i in n downto 1 generate
                                                                                                                                                                                                                                                 q:out bit_vector(1 to n);
carry:out bit);
                                                                    use work. DWT_TYPES. all;
                                                                                                                                                                                                                                                                                                                                                                                                    COMPONENT basic_count
                                                                                                              entity COUNT_SYNC is
GENERIC (niinteger);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end generate;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  carry<"enable(1),
                                                                                                                                                                                                   resetiin t_reset,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       enable(n+1)<=en;
                                                                                                                                                                                                                                                                                               end COUNT_SYNC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end COMPONENT;
                                                                                                                                                                            ckiln bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end behave;
                                                                                                                                                                                                                          entin bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ģ
                                                                                                                                                         PORT (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   BEGIN
```

--configuration for simulation

15

20

25

55

end basic countyscon;

FOR behave

END for;

10

15

25

30

35

```
out_1 : out t_col;
out_2 : out t_count_contcol;;
--count value , and flag for count=0,1,2,col_langth=1, col_langth
                                        FOR ALL: pasic_count USE ENTITY WORK.basic_count(behave);
                                                                                                                                                                                                                                                                                                                     reset : in t_reset ;
octave_cnt_length : in BIT_VECTOR(1 to xeise) ;
CONFIGURATION COUNT_SYNC_CON OF COUNT_SYNC 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               architecture behave OF U_COL_COUNT IS
                                                                                                                                                                                                                                                                  13
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         q:out bit_vector(1 to n);
carry:out bit);
                                                                                                                                                                                                                    use WORK.dff_package.all;
                                                                                                                                                                                                  use WORK.utils_dwt.all;
                                                                                                                                                         use WORK.dut_types.all,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  COMPONENT COUNT_SYNC
                                                                                           END COUNT SYNC CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        GENERIC (n:integer);
                                                                                                                                                                               use WORK,utils.all;
                                                                                                                                                                                                                                                             entity U_col_count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                reset:in t_reset;
                                                                                                                                                                                                                                                                                                                                                                                                                                         end U_col_count;
                                                                                                                                                                                                                                                                                                   ck : in bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      and COMPONENT,
                                                           END POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ck: in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        en: in bit,
                     FOR behave
                                                                              RND POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PORT (
```

15

20

25

30

35

45

```
count_2 Will count 2 8158
count_1 WHEN count 3 8158
count_Lan WHEN count 1 8158
count_carry WHEN count - U_TO_I (cotave_nt_length) -1; ELSE
count_carry WHEN count - U_TO_I (cotave_nt_length) ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    coun mp: COUNT_SYNC GENERIC MAP(14726) PORT MAP(41,00011 19141,41) one count lite; --count shusys enabled
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            USE CONFIGURATION WORK, sount_sync_con;
                                                                                                                                                                                                                                                                                                                                                                                          rst WHEN count_control = count_carry_ELSE
                                                                                                                                                                                                                                     count .
                                                                                                                                                                                                        WHEN count. 0 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              CONFIGURATION COL_COUNT_CON OF U_COL_COUNT 18
                                                                                                                                                                                                                                  WHEN
                                                                                                                                                                                                                                                                                                                                                                       rat WHEN reset wrat ELSE
                                                                                                                                                                                                                                                                                                                                  dount rat;
                                                                               signal count_striBIT_VECTOR(1 to xsize);
count_controlit_count_control;
count_reset:t_reset;
count_flag:blt;
all_one:blt;
                                                                                                                                                                                                                                  count_1
                                                                                                                                                                                                                                                                                                                                                                                                              no_ret;
                                                                                                                                                                                                        count_0
                                                                                                                                                              count <= U_TO_1(count_etr);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            out_1 <= count,
out_2 <= count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         FOR ALL: COUNT_SYNC
                                                                                                  eignal countit col;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       END COL_COUNT_CON!
                                                                                                                                                                                                     count_control <=
                                                                                                                                                                                                                                                                                                                                                                                                                            all_one <= '1';
                                                                                                                                                                                                                                                                                                                                                                    count_reset <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               BND POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      out_2 <= coun
END behave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FOR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   END POR;
eignel
                   eignel
                                       eignal
                                                           signal
                                                                                                                                          BEGIN
```

```
out_1 : out t_row;
out_2 : out t_count_control);
--count value , and flag for count=0,1,2,row_length=1, row_length
                                                                                                                                                                            octave_cnt_length : in BIT VECTOR(1 to yslze) ; col_carry: in t_count_control;
                                                                                                                                                                                                                                                                                                                                                        architecture behave OF U_ROW_COUNT IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   algnal count_controlit_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         eignal count_reset;t_reset;
eignal count_flag:bit;
eignal count_en:bit;
                                                                                                      13
                                                        use WORK.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               q:out bit_vector(1 to n);
carry:out bit);
use WORK.dut_types.all;
use WORK.utils.all;
                                   use WORK.utils_det.all;
                                                                                                                                                         reset : in t_reset ;
                                                                                                                                                                                                                                                                                                                                                                           COMPONENT COUNT SYNC
                                                                                                                                                                                                                                                                                                                                                                                                 GENERIC (n:Integer);
                                                                                                 entity U_ROW_COUNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                       reset:In t_reset;
                                                                                                                                                                                                                                                                                                   end U_ROW_COUNT,
                                                                                                                                    ck : In bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                       ckiln bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               en:in bit;
                                                                                                                   PORT!
                                                                                                                                                                                                                                                                                                                                                                                                                      PORT (
```

signal count_stribit; signal count_stribit_VECTOR(1 to ysize);

signal countit_row;

5

10

20

25

10

```
ret WREN count_control = count_cerry AND col_cerry = count_cerry ELSE
                                                                                                                                                    count_lm1 WHEN count = (U_TO_I(octave_ont_length) -1) ELSE
count_carry WHEN count = U_TO_I(octave_ont_length) ELSE
                                                                                                                                                                                                                                                                                                                          coust may: COUNT SYNC GENERIC MAPosites) PORT MAPICA pour mai poure es rosse stroom (182):-const sinesse enabled
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END ROW COUNT_CON; -- create the righd edge function, and a model of a active high DFF.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              USE COMPIGURATION WORK, COURT, SYNC. CON!
                                                                                                        ELSE
                                                                                                                                            ELSE
                                                                                                                     count =
                                                                                                     count -
                                                                                                                                         count .
                                                                                                                                                                                                                                                                                      count_en <= '1' WHEN col_carry = count_carry ELSB '0';
                                                                           WHEN count= 0 ELSE
                                                         WHEN resets rat BLSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                       CONFIGURATION ROW COUNT CON OF U ROW COUNT LA
                                                                                                                     MAIN
                                                                                                                                       N. S.
                                                                                                                                                                                                                     rst WHEN resst erst ELSE
                                                                                                                                                                                      count_ret;
                                                                                           count_1
                                                                                                                               count_3
                                                                                                               count_2
                                                                           count 0
                                                         count 0
               count <= U_TO_I(count_etr);
                                                                                                                                                                                                                                                                                                                                                               --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      use work.DWT TYPES.all;
                                                                                                                                                                                                                                                                                                                                                                                                   2 <- count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      FOR ALL: COUNT SYNC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          package dff_package is
                                                         •
                                                                                                                                                                                                                                                                                                                                                                                      count
                                                                      count_control <=
                                                    --count control
                                                                                                                                                                                                                  Count_reset <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              BND FOR:
                                                                                                                                                                                                                                                                                                                                                                                                                   END behaves
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         POR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END POR,
BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                      90
```

```
SIGNAL ckiin bit;resetiin t_reset;SIGNAL diin t_count_2;SIGNAL grout t_count_2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SIGNAL ckiln bit;resetiin t_reset;SIGNAL diin integer;SIGNAL qrout integer);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      SIGNAL ckiin bit; resetiin t_reset; SIGNAL diin t_reset; SIGNAL grout t_reset);
                                                                                                                                                                                                                                                    SIGNAL ck:in bit, signal d:in t_count_control; signal q:out t_count_control);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             SIGNAL ckiln bit; SIGNAL diin bit_wector; SIGNAL qiout bit_wector);
                                                                                                                                                                                                                                                                                                                                        SIGNAL CRIIN bit; SIGNAL diin t_count_2/SIGNAL grout t_count_2);
                                                  PROCEDURE DF1 ( GE. SIGNAL diin integeri SignAl qiout integer);
                                                                                                                                                                    SIGNAL ckiin bit; SIGNAL diin t_state; SIGNAL giout t_state);
                                                                                                                                                                                                                                                                                                                                                                                                                            SIGNAL ckiln bit/SIGNAL diin t_reset;SIGNAL qiout t_reset);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     SIGNAL CKIIN bit; SIGNAL diin t_load; SIGNAL quout t_load);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     SIGNAL ckiin bit; SIGNAL diin bit; SIGNAL grout bit);
FUNCTION riging_edge (SIGNAL sibit) return bool,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PROCEDURE DF1(CONSTANT niin Integer;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PROCEDURE DF1(
                                                                                                                                      PROCEDURE DF1 (
                                                                                                                                                                                                                           PROCEDURE DF1(
                                                                                                                                                                                                                                                                                                                       PROCEDURE DF1 (
                                                                                                                                                                                                                                                                                                                                                                                                       PROCEDURE DF1 (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PROCEDURE DF1 (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PROCEDURE DFF(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PROCEDURE DPP (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PROCEDURE DFF(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              PROCEDURE DFF(
```

SIGNAL ckiln bit; resetiin t_reset; SIGNAL diin t_count_control; SIGNAL qiout t_count_control);

15

25

40

50

```
PROCEDURE DTF_INIT(
SIGNAL CRIA DIL/FERRELIA E_FERREL/JORGIA E_LORGISIONAL diin BIT_VECTOR/SIONAL qiout BIT_VECTOR/)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PROCEDURE DPP (HTTC)
SIGNAL GR.in bityresettin t_resetyloadiin t_loadjsIGNAL diin t_high_lowjsIGNAL qrout t_high_low);
                                                                                                                                                                                                                                                                                                    PROCEDURS DPF 1HTT(
STGMAL Okiln Ditgressetiln t_reset;)Loadiln t_Load;STGMAL diin t_channel;STGMAL grout t_channel);
                                                                                                                                                                                                     PROCESURE DTF INIT(
SIGNAL CALIN Dit/resetiin t_reset/losdiin t_losdisional diin integer/sional qiout integer/)
                                                                                                                                                                                                                                                                                                                                                                                          POGOSOWS OFF INIT(
Stank, ok.in bisyrometin t_remetyloadiin t_load/stank. diin t_diff/stank. grout t_diff);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PROCEDURS DYT HITT(
SIGNAL CRLIN bityremetrin t_remetrioadiin t_lomdjsTGMAL diin t_mode;SIGNAL grout t_mode);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PROCEDURE DIT INII(
SIGNAL GRIAN DELIFORNILIA E_remet,)londila t_lond/signAL dila bit/signAL grout bit);
                                                                                 PROCESURE DFF(
SIGNAL CRIEN DELFRONCEILN E_FRANCE/SIGNAL GIIN E_load/SIGNAL Grout E_load);
                         SIGNAL ckiln bigaresetiin t_reset; SIGNAL diin bit; SignAL qrout bit;;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              load:in t_load;SIGNAL d:in bit_vector;SIGNAL q:out bit_vector);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PROCEDURE LAICH(
load, SIGNAL diin bit, SIGNAL grout bit);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PROCEDURE LATCH(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end dff_package;
PROCEDURE DFF(
```

10

15

20

55

package body dff_package is

```
IP(s'event) AND (s"'1') AND (s'last_value = '0') THEN return t;
                                                                                                                                                                                                                                                                                                                                                                   SIGNAL CRIIN blijsignal diin bit_vectorjsignal grout bit_vector) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            SIGNAL ckilm bit/sIGNAL diin t_state/SIGNAL grout t_state) IS
                                                                                                                                                                                             SIGNAL chilm bit; signal diim integer; signal grout integer) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       SIGNAL ck: in bit; signal d: in t_load; signal q:out t_load) is
FUNCTION rieing_edge (SIGNAL sibit) return bool is
                                                                                                                                                --THE DF1 flip-flops, NO RESET------
                                                                                                                                                                                                                                       IP(rising\_edge(ck) = t ) THEN q < = d_f
                                                                                                                                                                                                                                                                                                                                                                                                                IP(rieing_edge(ok) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      IP(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                              *ROCEDURE DF1 (CONSTANT niinteger;
                                                               ELSE return fy
                                                                                                         END rising edge;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PROCEDURE DF1(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PROCEDURE DF1 (
                                                                                                                                                                        PROCEDURE DF1(
                                                                                       END 1P;
                                                                                                                                                                                                                                                             ELSE mully
                                                                                                                                                                                                                                                                                                                                                                                                                                     ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ELSE null;
                                                                                                                                                                                                                                                                                                       END DF1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               CND DP11
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     RND DP1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   RND 1P;
                                                                                                                                                                                                                                                                                     END IP;
                                                                                                                                                                                                                     BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    BEGIN
```

16

```
SIGNAL ckiln blt/81GNAL diln t_count_control/51GNAL qiout t_count_control) IS
                                                                                                                                                                                                                                                                                                SIGNAL ckiin bit; BIGNAL diin t_count_2; BIGNAL qiout t_count_2) IS
                                                                                                                                            SIGNAL ckiln blersional diin t_reset/Signal qrout t_reset) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    SIGNAL ck: in bit; SIGNAL d: in bit; SIGNAL q:out bit) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   [P(rising_edge(ck) = t ) THEW q<=d;
                                                                                                                                                                                                                                                                                                                                        IP(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            IP(rising_edge(ck) = t ) THEW q<=d;
             (Firining_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                    IP(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                 PROCEDURE DF1(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PROCEDURE DF1(
                                                                                                                                                                                                                                                                               PROCEDURE DF1
                                                                                                                           PROCEDURE DF1(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ELSE null;
                                                                                                                                                                                                       LSE null;
                                                                                                                                                                                                                                                                                                                                                        LISE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ELSE null;
                                ELSE null;
                                                                      END DF1;
                                                                                                                                                                                                                                            END DF1,
                                                                                                                                                                                                                                                                                                                                                                                              END DELL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     END DF1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  END IF;
                                                                                                                                                                                                                            IND IF
                                                                                                                                                                                                                                                                                                                                                                              END IF;
                                                   END IF;
                                                                                                                                                                    ECIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BECIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   BEGIN
BEGIN
```

20

30

50

55

END DF1,

END IF,

```
SIGNAL ckiin bit;resetiin t_reset;SIGNAL diin integer;SIGNAL qiout integer) IS
                                                                                                                                                                                                                                                                                                                                        SIGNAL okiln bitiresetiin t_reset/SignAL diin t_reset/SignAL qrout t_reset) IS
                                                                                                                                     -- If (rising adde(ck) - t ) THEN IF reset ret THEN q<= 0, BLSE q<=d ,END IF,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    SIGNAL ckiin bit;resetiin t_reset;Signal diin bit;Signal q:out bit; is
--THE DFF flip-flops, with RESET----
                                                                                                              ELSIF(rieing_edge(ck) = t ) THEN q<=d,
                                                                                                                                                                                                                                                                                                                                                                                                            ELSIF(rising_edge(ck) = t ) THEM q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  IF reset=rst THEN q<= '0';
ELSIF(rising_edge(ck) = t ) THEN q<=d;
ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                        IF reset-rat THEN q<= rat,
                                                                                    IP reset=ret THEW q<= 0;
                      PROCEDURE DEF!
                                                                                                                                                                                                                                                                                                                 PROCEDURE DFF(
                                                                                                                                                                                                                                                                                                                                                                                                                                      ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ROCEDURE DFF(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   RND IP;
                                                                                                                                                                                                      BND DPP,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ND DPP,
                                                                                                                                                                                  SND IP,
                                                                                                                                                                                                                                                                                                                                                                                                                                                             END IP,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BEGIN
```

PROCEDURE DFF(

END DEP!

15

```
SIGNAL ckiin bitiresetiin t_resetisIGNAL diin t_count_controlisIGNAL grout t_count_control) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PROCEDURE DPF INIT!
SIGNAL Okin Dityremetin t_remetiloadiin t_loadisiGNAL diin integerisiONAL grout integer) 18
                                                                                                                                                                                                    SIGNAL chiin bit;resetiin t_reset;SIGNAL diin t_count_2;SIGNAL qiout t_count_2) IS
SIGNAL ckiln bit;resetiin t_reset;SIGNAL diin t_load;SIGNAL qrout t_load) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ZLSIF load=write THBN IF(rising_edge(ck) = t ) THBN q<=d;
                                                IP reset=rst THEM q<= read;
ELSIF(rising_edge(ck) = t ) THEM q<=d;
ELSE null;
                                                                                                                                                                                                                                                                        ELSIF(rising_edge(ok) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                  IP reset=rst THEN q<= count_0;
ELSIP(rising_edge(ck) = t ) THEN q<=d;
ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                THE DFF INIT FLIP-PLOPS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END IP;
                                                                                                                                                                                                                                                 IF reset-rat THEN q<= one;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          IP reset-rst THEN q<= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              BLSB null;
                                                                                                                                                                                                                                                                                                 ELSE null;
                                                                                                                                                                                    PROCEDURE DFF
                                                                                                                                                                                                                                                                                                                                                                  PROCEDURE DFF (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           END DPP_INIT;
                                                                                                             END IP,
                                                                                                                                                                                                                                                                                                                        END IP,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      END IP,
                                                                                                                                       BND DFF;
                                                                                                                                                                                                                                                                                                                                           END DPP;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            END DPF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        END IP;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   i
```

10

15

20

25

35

45

```
POGEDORD DP7 1917[
SIONAL GRIIN DIEJEGGGETIIN E_EGGGTIONGLIN ELANG, LOWISIONAL GIOUE E_high_low] IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      SIGNAL ck.in bit;reset:in t_reset;loadiin t_load;SIGNAL diin t_channel;SIGNAL qrout t_channel) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           SIGNAL ckiln bit;resetiin t_reset;loadiin t_load;SIGNAL diin t_mode;SIGNAL q;out t_mode) IS
                     SIGNAL ckiin bit;resetiin t_reset;loadiin t_load;SIGNAL diin bit;SIGNAL qiout bit; IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ELSIF load-write THEN IF(rising edge(ck) = t ) THEN qc=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ELSIF load=write THZN IF(rising_edge(ck) = t ) THEN q<=d;
                                                                                        ELSIF load-write THEN IF(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                ELSIF load=write THEN IF(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   IF resetmrst THEW q<- still;
                                                                   IP reset-rat THEN qcm '0';
                                                                                                                                                                                                                                                                                                                                    IF reset=rst THEN q<= low;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           IF reset-rst THEN q<- y;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BND IF;
                                                                                                                                                                                                                                                                                                                                                                                                                     END IF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PROCEDURE DFF_INIT(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         PROCEDURE DPP_INIT(
PROCEDURE DFF INIT(
                                                                                                                                                                                                                                                                                                                                                                                         RLSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         BLSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                               RND DPP_INIT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            RND DPP_INIT;
                                                                                                                                                                                          SHD DPP_INIT;
                                                                                                                    ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       END IF,
                                                                                                                                             EMD IF:
                                                                                                                                                                     NO 1P,
                                                                                                                                                                                                                                                                                                                                                                                                                                       RND IP;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BGIN
```

20

35

END IP;

END DFF INIT,

BND IF

ELSE mull,

```
SIGNAL chiln bityresetiin t_resetyloadiin t_loadysidman diin BII VECTOR/SIGNAL qiout BII_VECTOR) IS
                       SIGNAL ckiln bltresetiin t_resetilondiin t_load/SIGNAL diin t_diff/SIGNAL grout t_diff) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          loadiin t_loadisIGNAL diin bit_vectoriSIGNAL qiout bit_vector) IS
                                                                                               ELSIF load-write THEN IF(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                           MISIF load=write THEN IP(rising_edge(ck) = t ) THEN q<=d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             loadilm t_load;SIGNAL d:in bit;SIGNAL q:out bit; IS
                                                                                                                                                                                                                                                                                                                IF reseterst THEN q<= ZERO(d'length);
                                                                       IF reset-rst THEN q<= nodiff;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          IP load-write THEN q<-d;
                                                                                                                                                      END IP;
                                                                                                                                                                                                                                           PROCEDURE DFP_INIT(
PROCEDURE DPF INIT(
                                                                                                                          ELSE mull;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PROCEDURE LATCH(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     PROCEDURE LATCH
                                                                                                                                                                                               SND DFF_INIT;
                                                                                                                                                                                                                                                                                                                                                                                                                                           SND DPP_INIT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  END LATCH,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ELSE null;
                                                                                                                                                                                                                                                                                                                                                                      ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END 171
                                                                                                                                                                       END 1P;
                                                                                                                                                                                                                                                                                                                                                                                              END IP
                                                                                                                                                                                                                                                                                                                                                                                                                      END IF,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BEGIN
```

```
--when ext & cal are both low latch the setup parame from the nubus(active low), as follows---
                                                                                                                                                     --the discrete wavelet transform multi-octave/2d transform with edge compensation--
                                                                                                                                                                                                                                                                                                                                                                                                          luminance/crominancebar active low, 0 te luminance,1 is colour--
                                                                                                                                                                                                                                                                                                                                                                                                                                forward/inversebar active low, 0 is forward, 1 is inverse--
                                                                                                                                                                                                                load max_octaves, colour, inversebar --
                                                                                                                                                                                                                                                                                                                                                                                                                                                   data (bit 24 lab) --
                                                                                                                                                                                               select function --
                                                                                                                                                                                                                                                                                                                                                                                            max octavee--
                                                                                                                                                                                                                                                                                                                                                     load base u sddr--
                                                                                                                                                                                                                                                                                                                                                                        load base v addr ---
                                                                                                                                                                                                                                                                                                                                    7x1mage+7--
                                                                                                                                                                                                                                                                                                                 load 3ximage+3--
                                                                                                                                                                                                                                                                                             load ximage+1--
                                                                                                                                                                                                                                load yimage--
                                                                                                                                                                                                                                                    losd ximage--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 use WORK.utile_dwt.all;
use WORK.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             extwritel, cel: in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           use WORK.dwt_types.all;
use WORK.utils.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Input 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   reset : in t_reset ;
                                                                                                                                                                                                                                                                          table values ---
IF load-write THEN
                                                                                                                                                                                                                                                                                                                                    Dad
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            entity U_DWT IS
                                                                                                                                     END dff_package;
                                                                                                                                                                                                                                                                                                                                                                                      --adl(21 to 22)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ck : In bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                --ad1(5 to 24)
                                                                                                                                                                                            -- ad1(1 to 4)
                                                                                                                                                                                                                                                    000
                                                       END LATCH,
                                                                                                                                                                                                                0000
                                                                                                                                                                                                                                                                                           0011
                                                                                                 and behave,
                                                                                                                                                                                                                                                                                                           0100
                                                                                                                                                                                                                                                                                                                                                  0110
                                                                                                                                                                                                                                                                                                                                                                     0111
                   SLSE mull;
                                                                                                                                                                                                                                000
                                                                                                                                                                                                                                                                                                                               1010
                                                                                                                                                                                                                                                                                                                                                                                                            --ad1(23)
                                                                                                                                                                                                                                                                                                                                                                                                                                --ad1[24]
                                         END IF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PORT (
```

```
--line delay port
                                                                                                                                                                                                                                t_scratch_array(1 to 4);
t_col;
t_col);
                              pdel_in : in gst_scratch_array(1 to 4);
                                                                                            out_2 : out t_load_array(1 to 3);
                                                                                                                            out_3 : out t_load_array(1 to 3);
BIT_VECTOR(1 to 24) ;
                                                                                                                                                                                                                                                                                                                        architecture behave OF U_DWT IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      in in : in tinput ;
direction : in tidirection ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           reset : in t reset ;
                t_input ;
                                                            out_1 : out t_input,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     COMPONENT U_CONV_2D
                                                                                                                                                                                                                                                                                                                                                                                                                                       out_liout bit);
end COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ck : in bit ,
                                                                                                                                                                                                                                                                                                                                        COMPONENT JKPP
                                                                                                                                                                                                                                                                                                                                                                         ck i in bit ;
adl 1 in
             mem : in
                                                                                                                                                                                                                                                                                                                                                                                                           Jiln bit,
                                                                                                                                                                                                                                                                                                                                                        PORT(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PORT (
```

```
--input data from memory/external
                                                                                                                                                                                                                                                                                                                                                                                        octave_row_length : in BIT_VECTOR (1 to yaize) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                base_u,base_v : In BIT_VECTOR(1 to 19) ;
                                                                                                 t out t_scratch_array(1 to 4);
                                                                                                                                                                                                                                                                                                                                                      x3_p_1 : in BIT_VECTOR(1 to 12)
x7_p_1 : in BIT_VECTOR(1 to 13)
       i in t ...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             octave finished : in t load ;
                                                                                                                                                                                                                                                                                                        direction : in t_direction ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  out_2_1 : out t_memory_addr;
                                                                                                                                                     control,
                                                                                                                                                                        control,
                                                                                                                                                                                                                                                                                                                                                                                                                           octave reset : in t_reset
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                out_1 : out t_input_mux;
                                                                                                                                                                                                                                                                                                                                                                                                                                         octave : In t octave
                                                                                                                     6
                                                                                                                                                                                                                                   COMPONENT U_ADDR_GEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              uv_done 1 in bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                           y done : in bit ,
convreset in to row_flag in to eddr_col_readgl :
                                                                                                                                                                                                                                                                                                                      channel : in t
                                                                                                                                                                                                                                                                        ck : in bit,
                                                                                                                                                                                                                                                                                       reset : in t
                                                                                                                                                                                                   and COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                          octave_col_
```

reset

25

30

-- memory port

```
signal convool_court_court.cort.col.
signal convool_col.tc.court.cort.col.tc.
signal convo.col.tc.court.cort.col.tc.
signal conv.col.tc.court.cort.col.tc.
signal conv.col.tl.tc.cort.col.tc.
signal conv.col.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc.col.tc
                                                                                                                                                                                                                                                                                                                                                      -- row read
                                                                                                                                                                                                         -- IDWT data valid
                          ---dwt in control
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        eignal channel factor etiBit;
Bignal channel factorit channel factor;
signal directionit direction;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               eignal max_oct_etriBIT_VECTOR(1 to 2);
eignal col_length:BIT_VECTOR(1 to 10);
eignal row_length:BIT_VECTOR(1 to 9);
                                                                                                                                                                                                                                                                                Dilay basi-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    #ignal conv_2d_3it_count_control;
#ignal conv_2d_4it_count_control;
#ignal conv_2d_5it_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                     out_7_1 : out t_col;
out_7_2 : out t_count_control);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     signal octave finished:t_load;
                                                                                                                                                                                        out_4 : out t_load; --IDW
out_5 : out t_load; --rea
out_6 : out t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal load octavest loads
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal max oct lit octave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                channel:t_channel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal max_octit_octave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal octave:t_octave;
out_3_1 ; out t_load;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ignal y donerbit,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         eignal diribit,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end COMPONENT,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                etgnel
```

```
25
                                                                                                                      eignal octave_row_length:BIT_VECTOR(1 to yelze);
                                                                                                                                                                            signal octave_col_length:BIT_VECTOR(1 to xelze);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         signal inverse out: t load array(1 to 3); signal forward in: load array(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    eignal x p 1:8IT VECTOR(1 to 10))
signal x3 p 1:8IT VECTOR(1 to 12))
signal x7 p 1:8IT VECTOR(1 to 13))
signal x7 p 1:8IT VECTOR(1 to 13))
                                                                                                                                                                                                                                                                                                                                                                                   61t_count_control;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            aignal base viBIT VECTOR(1 to 19);
signal ad14_2:BIT_VECTOR(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    decode: BIT VECTOR(1 to 8);
                                                                                                                                                                                                                                     addr_gen_lst_input_mux;
                                                                                                                                                                                                                 signal input_mux:t_input_mux;
                                                                                                                                                                                                                                                                                                                                                                                                                                                         mem_r:t_memory_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        mem wit memory addry
                                                                                                                                                          signal conv_remet:t_reset;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     decode_intinatural,
                                                                                                                                                                                                                                                                                                                                                                                                   7 lit col;
                                                                                                                                                                                                                                                                                                                                                              addr_gen_S:t_load;
                                                                                                    eignal octave selit mux4;
                                                                                                                                                                                                                                                                                                                                                                                                                                         nem rwit load;
                                                 signal uv_done:bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal glibit;
                                                                                                                                                                                                                                   a ignal
                                                                                                                                                                                                                                                                       signal
                                                                                                                                                                                                                                                                                                           signs1
                                                                                                                                                                                                                                                                                                                                                              signs1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        9 ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1gne 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    e fgue 1
                                                                                                                                                                                                                                                     algnal
                                                                                                                                                                                                                                                                                         signal
                                                                                                                                                                                                                                                                                                                                                                                 eignel
                                                                                                                                                                                                                                                                                                                                                                                                                     aignel
                                                                                                                                                                                                                                                                                                                                                                                                                                    a fgnal
                                                                                                                                                                                                                                                                                                                                                                                                                                                         signs1
                                                                                                                                                                                                                                                                                                                                ignal
                                                                                                                                                                                                                                                                                                                                               ignal
                                                                                                                                                                                                                                                                                                                                                                                                   igne!
```

15

20

40

```
write WHEN direction = teremes AND new_earry_ff = '1'AND sonveol_new = count_2AND sorverse_col = court_3
                                                                                                                                                                                                                                                                    --must delay the write control to match the date output of conv_2d, ie by conv2d_latency--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               OCUM. [Inithica <= write WHEN direction = forward AND row_carry_iff = '1'AND coorted row = court_1AND correct col = court_2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --and selects the next octave value and the sub-image sizes--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              color WHBW '1',
                                                                         eignal row_carry_ffibit,
afgnal infilal_correctwort corave,
afgnal infilal_channalic_channel,
afgnal max_octave_atiBIT_VECTOR(1 to 2))
                                                                                                                                                                                                                                                                                                                                                                                                                               WITH channel factor at SELECT
channel factor <= luminance WHEN '0',
                                                                                                                                                                                                                                                                                                                                                                             <= U_TO_I(msx_octave_st);
signal load regerall vEcTOR(1 to 8);
signal conv_in:t_input;
signal row_bitchit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --row then col, gives write latency
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       forward WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  inverse WHEN '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   conveol row <= conv_2d_3;
                                                                                                                                                                                                                                                                                                                          --set up the control params ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    --set up the octave parame--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --extra row as col then row
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WITH dir SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       direction <-
                                                                                                                                                                                                                                                                                                                                                                                 Max_oct
                                                                                                                                                                                                                                             BEGIN
```

RISE

15

20

25

30

45

55

road

```
'1' WHEN channel = v AND direction = forward AND octave = max_oct_1 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  IF y_done = '1' OR uv_done = '1' THEN new_oct :=0; ELSE null;
END IF;
                                                                                                                                                                                                                                      '1' WHEN channel = u AND direction = forward AND octave = max_oct_l BLSE

    WHEN channel = y AND direction = inverse AND octave = 0 ELSE

                                                                                                                          ']' WHEN channel = y AND direction = forward AND octave = max_oct
                                                                                                                                                                                                                                                                             'I' WHEN channel = u AND direction = inverse AND octave = 0 ELSE 'I' WHEN channel = v AND direction = inverse AND octave = 0 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -- first describe the progression of the octaves for a max oct decomposition
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          new_oct :=1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        New oct 1=3 ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN 2:3
                                                                                                                                                                                                                                                                                                                                                             PROCESS(octave,channel,ck,load_octave)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          WHEN O
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHEN 1
                                          . :
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  CASE octave 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             WHEN Inverse => CASE octave IS
                                                                                                                                                                                                                                                                                                                                                                                      variable new_oct it_octave;
                                          O WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            new_channel := channel;
--max octaves (er ulv--
                                                                WHEN
                     SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  forward a>
                                                                                                                                                                                                                                                                                                                                                                                                                                                      new_oct reoctave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         CASE direction IS
                  WITH max oct
max_oct_1 <=
                                                                                                                                                                                                                                         Ÿ
                                                                                                                             •
                                                                                                                                                                                                                                      uv_done
                                                                                                                          y_done
ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                    BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  MHEN
```

```
--watch for colour
                                                                                                                                                                                                                                                                                             -move to y
                                                                                                                                                                                                                                                                                                                                                                                                                 IP channel " y AND y done ".1' THEN new channel : u; ELSE null; END IP;
                                                                                                                                                                                                                                                                                                                                                                                                                                               IF channel = u AND uv_done = 1. THEN new_channel := v;
ELSIF channel =v AND uv_done = 1. THEN new_channel := y ;
                                                                                                                                                    -> new oct: max oct 1;
                                                                                                                               luminance => new oct; =max_oct;
                                                                                                                  -> CASE channel factor IS
                                                                                                                                                                                                                             => new oct: max oct 1;
                                                                                                                                                                                                                                                                                        .> new_oct:-max_oct;
                                                                                             -> CASE octave IS
                                                                                                                                               WHEN OTHERS
                                                                                                                                                                                                             ->CASE octave IS
                                                                                                                                                                                                                                                                           ->CASE octave IS
                                                                                                                                                               END CASE,
                                                                                                                                                                                                                                                                                                                                                               --the progression of channels is first y then u then w
                                                                                                                                                                               WHEN OTHERS
                                                                                                                                                                                                                                           WHEN OTHERS
                                                                                                                                                                                                                                                                                                      WHEN OTHERS
                                                                                                                               WHEN
                                                                                                                                                                                               BND CASE,
                                                                                                                                                                                                                                                           SND CASE,
                                                                                                                                                                                                                                                                                                                        END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                 new_channel := y ;
                               my new oct 1=0 ;
                                                                                                                                                                                                                             MHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ELSE null;
new_oct :=2;
                                                                             CASE channel IS
                                                                                                                                                                                                                                                                                                                                    END CASE;
                                                  END CASE,
                                                                                             WHEN y
                                                                                                                                                                                                                                                                        WHEN .
                                                                                                                                                                                                           WHEN U
                               WHEN 110
                                                                                                                                                                                                                                                                                                                                                                                    channel factor
             WHEN
                                                                                                                                                                                                                                                                                                                                                                                                 luminance =>
                                                                                                                                                                                                                                                                                                                                                                                                                 color .>
                                  ź
                                                                                                                                                                                                                                                                                                                                                                                                               NERM
                                                                                                                                                                                                                                                                                                                                                                                               WHEN
                                                                                                                                                                                                                                                                                                                                                 END CASE;
```

30

50

55

-- set initial values for octave and channel after reset

WHEN no_ret => initial_octave<=new_cct;

CASE reent IS

END CASE,

10

15

35

```
ELSIF direction = inverse AND (channel-u OR channel-v) THEM initial_octavec=max_oct_l;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       WHEM (octave =1 AND channel= y) OR(octave =0 AND (channel= u OR channel =v)) ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              AND channel= y) OR(octave =1 AND (channel= u OR channel =v)) ELSE
                    ELSIF direction a inverse AND channel-y THEN initial_octave<=max_oct;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        quatroj
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WHEN quatro,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN tree.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             WHEN tree,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN dos,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PHEN dos,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     M
   THEN Initial_octave<=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              B-O. 6 row length(1 to ysize-1)
B-OO. 6 row_length(1 to ysize-2)
B-OOO. 6 row_length(1 to ysize-3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          B=0" & col_langth(1 to xsize=1)
B=00" & col_langth(1 to xsize=2)
B=000" & col_langth(1 to xsize=3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  WHEN octave =0 AND channel = y ELSE
                                                                                                                                                                                                                                                                                                                        DFF_INIT(ck, no_rst, load_octave, initial_channel, channel);
                                                                                                                                                                                                                                                                                                    DFF_INIT(ck,no_rst,load_octave,initial_octave,octave);
                                                                                                                                                            WHEN no_ret => initial_channel<=new_channel;
WHEN ret => initial_channel<=y;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             WHEN uno
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN uno .
                                                                                                                                                                                                                                                                                                                                                                                                                                                   --the block size divides by 2 svery octave --
"> IP direction - forward
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN (octave =2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     col_length
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          row length
                                                                                                                                                                                                                                                    the DFF's for the state machine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          --the u'v image starts 1/4 size --
                                                                       END IP;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          quatro ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  tree
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          вoр
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  WITH octave sel SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          octave_row_length <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WITH octave sel SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      OUD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     octave_col_length <=
                                                                                                                                       CASE reset IS
                                                  Ý,
WHEN FOL
                                                                                                                                                                                                        BND CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  .
                                                                                           END CASE,
                                                                                                                                                                                                                                                                                                                                                                           END PROCESS;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  octave_sel
                                                                                                                                                                                                                                                        ŀ
```

```
--load next octeve, either on system react, or write finished--- WITH reset SELECT
```

octave ctave ctave finlehed when OTHERS;

1000

--reset the convolvers at the end of an octave, ready for the next octave---latch pulse to clean it, note 2 reset pulses at frame start--

--POR SYNC RESET DONT NEED TO LATCH PULSE --cant glitch as resatécetave_finished dont change at similar times--

ret WHEN reset = ret ELSE ret WHEN octave_finished = write ELSE no_ret;

conv_reset <=

--latch control date off nubus

WHEN exterital = 11 AND csl = 11.

mem_w <= addr_gen_2_1; --write addressaa--

mam_r <= addr_gen_2_2; --read addressas--

mem_rw <= addr_gen_2_3;

(read.vrite,read) WHEN direction-invarse AND octave=0 AND channel=u AND addr gen 4-write ELSE (read.read.write) WHEN direction-invarse AND octava=0 AND channel=v AND addr_gen_4-write ELSE Inverse out <= (write, read, read, with direction=inverse AND octave=0 AND channel=y AND addr_gen_4=write ELSE read, read, read);

(write, read, write) WHEN direction-forward AND octave-D AND channal-w AND addr_gen_s=read ELSE (write, write, write, write and addr_gen_s=read ELSE forward_in <= (read,write,write) WHEN direction=forward AND octawa=0 AND channal=y AND addr_gan_S=read ELSE (write, write, write);

--a 3x8 decoder, active high outputs selects the load aignal for the approplate register -- the control section latch values when read from the MUBUS

```
DFF_INIT(ck,no_rst,BIT_LOAD(load_regs(8)),adl(21 to 22),max_octave_st);
                                                                                                                                                                                                                                                                                                                                                                                                                                                   DPP_INII(ck,no_ret,BIT_LOAD(load_regs(8)),sdl(23),channel_factor_st);
DFP_INII(ck,no_ret,BIT_LOAD(load_regs(8)),adl(24),dir);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      DPP_INIT(ck, no_ret,BIT_LOAD(load_rege(?)),ad1(15 to 24),col_length);
DPP_INIT(ck,no_ret,BIT_LOAD(load_rege(6)),ad1(16 to 24),row_length);
DPP_INIT(ck,no_ret,BIT_LOAD(load_rege(5)),ad1(15 to 24),x_p_1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     DFF_INIT(ck,no_ret,BIT_LOAD(load_regs(4)),adl(l3 to 24),x3_p_l);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  DFF_INIT(ck,no_ret,BIT_LOAD(load_rege(3)),adl(12 to 24),x7_p_l);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          DFF_INIT(ck,no_ret,BIT_LOAD(load_rege(2)),adl(6 to 24),base_u);
DFF_INIT(ck,no_ret,BIT_LOAD(load_rege(1)),adl(6 to 24),base_v);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      --sets a flag when row counter moves onto next frame
    ad14_2 = 8"000" ELSE
ad14_2 = 8"001" ELSE
ad14_2 = 8"010" ELSE
                                                                                                                                                                                       #d14_2 * B"110" ELSE
                                                                                                                                  RLSE
                                                                                                                              ad14_2 = B"100"
                                                                                               ad14_2 = B-011 ELSE
                                                                                                                                                        ed14_2 - B"101" ELSE
                                                                                                                                                                                                                                                                                                                                  load_regs <* ALL_SAME(8,91) AND decode;
                                                                                                                                                                                                                                                                     I_TO_S(decode_int, decode);
                                                                                                                          16 WHEN
decode int <= vg. 1 WHEN
                              2 WHEN
                                                                                                                                                    32 WHEN
                                                                                           B WHEN
                                                                                                                                                                                                                 128
```

WITH CONVCOL YOU SELECT YOU DIE <= '1' WHEN COUNT CARTY, '0' WHEN OTHERS;

111_one <='1';

5

10

15

20

55

adl4_2 <= (adl(2),adl(3),adl(4));

```
conv_napiU_conv_2D ponz napick, reset, rouv_in, direction, pdel_in,
conv_reset, addr_gen_6, addr_gen_7, 1, addr_gen_7, 2,
conv_reset, addr_gen_6, addr_gen_7, 1, addr_gen_7, 2, conv_2d_2, 3, conv_2d_3, conv_2d_4, conv_2d_5);
tog_mapiJKFF PORT MAPick,conv_reset,row_bit,row_cerry_ff);
                                                                                                                                                                                      WITH addr_gen_1 SELECT
Conv_in <=in_in WHEN dwt_in,
mem WHEN mem_in,
                                        addr_mapiU_ADDMccEN PORT
```

15

out_1 ce conv_2d_1;

out_2 ce inversout;

out_3 ceforward_in;

out_4.1 ce addr_gen_2.1;

out_4.2 ceaddr_gen_2.1;

out_4.3 ceaddr_gen_2.2;

out_3.1 ceconv_2d_2.1;

out_3.1 ceconv_2d_2.1;

out_3.1 ceconv_2d_3.2;

out_3.1 ceconv_2d_3.2;

BND,

CONFIGURATION DNI CON OF U DNT 18

15

35

55

```
--no of octavesiInteger: =max_octave +1; can not be less in this example--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -reault_range to result_range-1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                t input is integer range -input range to input range-1; t_length is integer range 0 to 15;
                    USE ENTITY WORK.U_CONV_2D(behave);
                                                          USE ENTITY WORK, U_ADDR_GEN(behave);
                                                                                                                                                                                                                                                                                                                                                                    2 ** (result_exp-1);
                                                                                                                                                                                                                                                                                                                                                                                         2 ** (input_exp-1);
                                                                                                                                                                                                                                                                                                                                             --maximum shift value for quantisation constant--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --the xdimension -1 of the image; is no of cols--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           --the ydimension -1 of the image; ie no of rows--
                                                                                                   USE ENTITY WORK.JKPF(behave);
                                                                                                                                                                                                                                                                                                                                                                                                                                                no_octave:Integer: = max_octave+1;
                                                                                                                                                                                                                                                                                                    --length of 1D convolver input/output--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           result is integer range
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            yimage:Integer:= 239 . ;
                                                                                                                                                                                                                                                                                                                                                                 result_range :Integer:=
                                                                                                                                                                                                                                                                                                                                                                                                          max_octave:Integer:= 3;
                                                                                                                                                                                                                                                                                     input_expilnteger:= 10,
                                                                                                                                                                                                                                                                                                                                                                                      input range :Integer:=
                                                                                                                                                                                                                                         Constant result_exp:Integer:= 14;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     xelze :Integer:= 10;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ximage:Integer:= 319;
                                                                                                                                                                                                                                                                                                                              qmex iIntegerie 7;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           yeire :Integer:-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -no of bita for ximage --
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               --no of bits for yimage ---
                                                                                                                                                                                                                                                              --length of result arith
                    POR ALL: U_CONV_2D
                                                                                                                                                                                                   package dut_types is
                                                       POR ALLIU ADDR GEN
                                      END PORT OF
                                                                                                                                                                                                                        -- Constant values
                                                                            BMD FOR:
                                                                                                                    END POR!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    --int types--
                                                                                                                                                                               SND DWT CON;
                                                                                                OR ALLIJKFF
POR behave
                                                                                                                                                                                                                                                                                  Constant
                                                                                                                                                                                                                                                                                                                        Constant
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              constant
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Constant
                                                                                                                                                                                                                                                                                                                                                                 Jonetent
                                                                                                                                                                                                                                                                                                                                                                                      Constant
                                                                                                                                                                                                                                                                                                                                                                                                          constant
                                                                                                                                                                                                                                                                                                                                                                                                                                                   Constant
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Constant
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      constant
                                                                                                                                                          END POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Aubtype
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          aubtype
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 subtype
```

t_inp is integer range 0 to 1023;

ubtype

```
t_memory_addr is integer range 0 to (2 ** max_octeve)*( (ximege+1)*(yimege+1)+(ximage+1))-1 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      _mode is (void.void_still.stop.send.still.still_send.lpf_send.lpf_still.lpf_stop);
t_mode_vec is ARBAY (NATURAL RANGE <>) of t_mode;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          is (token_cycle,dets_cycle,skip_cycle);
                                                                                                                                                                                                                                                 t_load_vec is ARRAY (HATURAL RANGE <>) of t_load;
                                                                                                                            octeve is integer range 0 to max octave;
                                                                                 is integer range 0 to quax;
                                                                  is integer range 0 to 1,
                                                  is integer range 0 to yimage,
                                      0 to ximage
                                                                                             for resultsdut memory; le 1 frame --
                   is integer range 0 to 3;
                                                                                                                                                                                                                                                                                                                                                                                                                                                         is (uno,dos,tres,quetro);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           is (forward, inverse);
                                                                                                                                                                                                                                                                                       mem IS (random, old mem, new mem);
                                                                                                                                                        --bit string and boolean types types--
                                                                                                                                                                                                                                                                                                          1e (no sel, sel);
                                 ls integer range
                                                                                                                                                                                                                                                                                                                                                                                         is (intra,inter);
                                                                                                                                                                                                                                                                                                                                                          is (diff, nodiff);
                                                                                                                                                                                                                           le (ret,no_ret);
                                                                                                                                                                                                                                            is (write, reed);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          is (one, two),
                                                                                                                                                                                                                                                                                                                                                                                                                        is (left, right),
                                                                                                                                                                                                                                                                                                                        te (down, up) ;
                                                                                                                                                                                          is (error , ok);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ie (add, subt);
                                                                                                                                                                                                                                                                                                                                                                                                       --convolver mux & end types--
                                                                                                                                                                                                                                                                                                                                                                      --diff or not in quantiser ---
                                                                                                                                                                                                                                                                                                                                       --up/down counter control--
                                                                                                                                                                                                                                                                                                                                                                                                                                             1 (1,c,r),
                                                                                                                                                                              10 (f,t),
                                                                  corry.
                                                                                 t_quant
                                                                                                                                                                                                        --control aignele--
                                                                                                                                                                                                                                                                        -- r/wher control --
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           direction
                   du.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --counter types--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          count 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          --etete types--
                                                                                                                                                                                                                                                                                                                                                                                         type t intre
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          t cycle
                                                                                                                                                                                                                         reset
                                                                                                                                                                                                                                         load
                                                                                                                                                                                                                                                                                                                                                                                                                                        mux3
                                                                                                                                                                                                                                                                                                                                                                                                                                                         mux4
                                                                                                                                                                                                                                                                                                                                                          diff.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     pp.
                                                                                                                                                                                                                                                                                                                                                                                                                          MUX.
                                                                                                                                                                                          f189
                                                                                                                                                                           1000
                                                                                             -- eddress
              subtype
                                                                                                                         aubtype
ubtype
                                 subtype
                                               ubtype
                                                                arbtype
                                                                            ubtype
                                                                                                             ubtype
                                                                                                                                                                                                                                                                                       YPE t
                                                                                                                                                                                                                                                                                                                                                                                                                        ype
                                                                                                                                                                           8
                                                                                                                                                                                                                                                                                                          y pe
                                                                                                                                                                                                                                                                                                                                                          type
                                                                                                                                                                                                                                                                                                                                                                                                                                        ype.
                                                                                                                                                                                                                                                                                                                                                                                                                                                         ype
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       .ype
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ype
```

15

20

25

```
type t_count_control is (count_0,count_1,count_3,count_1,count_ret,count_carry,count_lm1);
                                                                                                                                                                                                                                                                                                                          -scratch_range to scratch_range-1,
                                                                                                                                                                                                                                                                                   --the 2d convolver latency
                                                                                                                                                                                                                                                                 --length of scratch arith--
                                                                                                                                                                             t_sparcport (t_sparc_addr,t_sparc_addr,t_load,t_cs);
                    is (start, upO, upl, zzO, zzl, zz2, zz3, downl);
                                                                                                                                                                                                                                                                                                                                                   type t_scratch_array_is array(NATURAL range <>) of t_scratch;
                                                                                                                                                                                                                                                                                                     2 ** (scratch_exp-1);
                                                                                                                                                                                                                                                                                                                                                                                            type t_load_array is array(NATURAL range <>) of t_load,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   mux4_array is array(NATURAL range <>) of t_mux4;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         t_and_array is array(NATURAL range <>) of t_and;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              mux,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ğ
is (up0,up1,zz0,zz1,zz2,zz3,down1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               mux_array is array(NATURAL range <>) of t
                                                                                                                                         is (luminance, color);
                                   decode gr. is (load_low,load_high);
                                                                                                                                                      --types for the control of memory ports--
                                                                            is (ok_fifo,error_fifo);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             add array is array(NATURAL range
                                                                                           --types for the octave control unit--
                                                                                                                                                                                                                                                                                             scratch range : Integer:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                t_input_mux is (dwt_in,mem_in);
                                                                                                                                                                                                                                                                      CONSTANT conv2d_latency:Integer:=7;
                                                                                                                                                                                                                                                                                                             subtype t_scratch is integer range
                                                        is (low,high);
                                                                                                                                                                                                                                                     CONSTANT scratch exp:Integer:=16;
                                                                                                                     18 (y,u,v),
                                                                                                                                                                                                                                                                                                                                                                                                                                     type t_and is (zero,pass);
                                                                                                                                    t channel factor
                                                                                                                                                                                                              -- TYPES FOR DWT CHIP
                                                        high low
                                                                                                                  t_channel
t_state
                                                                          r1f0
                                                                                                                                                                                                                                                                                             Constant
                                                                                                                                                                        --type
                                                                                                                type
                                                                            type
                                                                                                                                    ype
                                      .ype
                                                        ype.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           type
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               type
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   type
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ype
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               type
```

PUNCTION UTO [INITED IN DAY Weeker] RATURE maturely PUNCTION UTO [INITED IN DAY WEEKER] PROGNORM INTEGER; IN DAY WEEKER IN UTO [INITED IN UTO] [INITED IN UTO] PUNCTION UTO [INITED IN UTO] PUNCTION UTO] PUNCTION UTO [INITED IN UTO] PUNCTION UTO [INITED IN UTO] PUNCTION UTO] PUNCTION UTO] PUNCTION UTO [INITED IN UTO] PUNCTION UTO] PUNCTI

10

PUNCTION a_TO_I(bitsible_vector) RETURN integer IS
variable sample vector(bits^range);
variable sample vector(bits^range);
variable sample vector(bits^range);
BOSIN
If bitselterieft = '1' THEN
ELSE temp:=WOT bits;
BND IF;
POR I IN bits*range LOOP
FOR I IN bits*range LOOP

END S TO 17

(1_or_U ONS

```
POGENOUS IT TO S(IARIA) Integer; SIGNAL Diteiout bit_weetor; IS
veriable remp; dwrenger;
wortable remp; remp;
wortable remp;
wortab
```

FUNCTION INT_TO_S(ninstural)SIGNAL intiin integer) RETURN bit_vector 15 veriable resultibit_vector(1 to n); result(i):= bit'val(temp rem 2); OR I IN n downto 1 LOOP veriable temp: integer; temps -- (int+1); IP int < 0 THEN BLSE tempisint; temp:=temp/3; SND LOOP, END IF, BEGIN

-- check to see if integer fits in n bits

bite<=result,

END 1_TO_61

ASSERT (temp=0) REFORT "int TO BIG FOR n BITS"

35

BEVERITY PAILURE

result: -NOT result,

IF int<0 THEN

result (1):--1',

END IP,

```
type mem is array(natural range <>) of t_input;
                                                                    end dwt_types;
--a model of an ELLA compatible RAM
                                                                                                                                                                                                                                                                                                                                                architecture behave of ella_ram is
                                                                                                                                                                                                                                                                                                                                                                                                                                                           variable memory:mem(0 to 2000);
                                                                                                                                                                                                                wr_addriin t_memory_addr;
rd_addriin t_memory_addr;
                                                                                                                            use work.DWT_TYPES.all;
                                                                                                                                                                                                                                                                                          out_data:out t_input);
                                                                                                                                                                                                 in data iin t_input,
                                                                                                                                                              entity ella_ram is
RETURN result;
                    BND INT TO S!
                                                                                                                                                                                                                                                       rwiin t_load;
                                                                                                                                                                                                                                                                                                                                                                                                     ram: process
                                                                                                                                                                                                                                                                                                                                                                    BEGIN
```

--variable memory:mem(0 to (2 ** max_octave)*((ximage+1)*(yimage+1)+(ximage+1))-1);

```
--IF rw'event AND rw = write THEN memory(wr_addr):=in_date ;
                                                                         IF rw = write THEN memory(wr_addr):=in_data_;
                                                                                                                                                                                                                               CONFIGURATION ELLA RAM CON OF BLLA RAM 18
                   wait on rw, wr_addr,rd_addr ;
                                                                                                                                                     out_data <= memory(rd_addr);
                                                                                                                                                                                                                                                                                                                              -- ram for scratch memories
                                                                                                                                                                                                                                                                                                                                                                                                                        in_dataiin t_scratch;
wr_mddriin t_memory_addr;
rd_addriin t_memory_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            out_data:out t scratch);
                                                                                                                                                                                                                                                                                                                                                 use work.DWT_TYPES.all;
                                                                                                                                                                                                                                                                                                                                                                                    entity scratch_ram is
                                                                                                                                                                                                                                                                                        END ELLA PAN CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end scratch ram;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      rwith t load,
                                                                                                                                                                     END PROCESS;
                                                                                                                                                                                           END behave;
                                                                                                                                                                                                                                                  FOR behave
                                                                                            ELSE null,
                                                                                                                                                                                                                                                                       END POR,
                                                                                                               RND IP;
                                                                                                                                                                                                                                                                                                                                                                                                          PORT!
BEGIN
```

10

15

30

45

--variable memory:mem(0 to (2 ** max_octave)*((ximage+1)*(yimage+1)+(ximage+1))-i); variable memory: t_scratch_array(0 to 1023);

architecture behave of scratch ram is

ram: process

BEGIN

10

```
--the mem control unit for the DMT chip, outputs the memport values for the sparc, and dwt--
                                                                                                                                                                                                                                                                                                                                                                          --inputs datain from these 2 ports and mux's it to the 2d convolver.--
                                                         --- P revevent AND rev = write THEN memory(wr_addr): sin_data ; IP rev = write THEN memory(wr_addr): sin_data ;
                                                                                                                                                                                                                                           CONFIGURATION SCRATCH RAM CON OF SCRATCH RAM 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                memory_addr ;
                                                                                                                                                                out_data <= memory(rd_addr);
END PROCESS;
                  walt on rw, wr_addr,rd_addr ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           direction : in t_direction ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 out_2_1 : out t_memory_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                channel : in t channel ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                               use WORK. dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  octave ; in t_octave ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       out_1 : out t_input_mux;
                                                                                                                                                                                                                                                                                                                                                                                               uee WORK.dwt_types.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                          uee WORK.utile_dwt.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               zero hh : in t_load ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   reset : in t_reset ;
                                                                                                                                                                                                                                                                                                           END SCRATCH RAM CON,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       addr w, addr r : In
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      entity U_MBH_CONTROL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ck : in bit ,
                                                                                                   ELSE null;
                                                                                                                                                                                                                                                                   FOR behave
                                                                                                                                                                                                    END behaves
                                                                                                                     RND 1P;
                                                                                                                                                                                                                                                                                         END POR;
BEGIN
```

10

15

20

```
input_mux; dwt_in,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Ca_dwt:= sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ru_dut := write,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ce_dwt := sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     zero_hh =write THEN
                                                                                                                                                                                                                --the comb. logic for the control of the 1/o ports of the chip--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ELSIF direction " inverse AND octave=0 AND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         direction = forward AND octave=0 THEN
                                                                                                                                  architecture behave OF U_MEM_CONTROL IS
                                                                                                                                                                                                                                                                                                                                      input_muxit_input_m
zero_hh_bitibit;
                                                                                                                                                                                                                                                 PROCESS(direction, actave, zero_hh)
                                                                                                                                                                                                                                                                                       rw spare it load;
rw dwtit load;
                                                                                                                                                                                                                                                                                                                                                                                                                                     input_mux := mem in;
zero_hh_bit:='0';
    memory_addr;
                                                                                                                                                                                                                                                                                                                      Cs_dwt.t_cs,
                                                                                                                                                                                                                                                                                                                                                                                                      rw dwt := read;
ce_dwt := no_sel;
                                                                                                                                                                                                                                                                                                                                                                                        rw spare := read;
                                            out 3 1 : out t load,
out 3 2 : out t ce);
end U MEM CONTROL,
out_2_2 : out t_memory
out_2_3 : out t_load;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      H
                                                                                                                                                                                                                                                                                  variable
variable
                                                                                                                                                                                                                                                                                                                 variable
                                                                                                                                                                                                                                                                                                                                 variable
                                                                                                                                                                                                                                                                                                                                                  variable
                                                                                                                                                                                   BEGIN
```

-- the basic 1d convolver without the control unit--

use work.DWT TYPES.all;

entity U_MULT_ADD IS

-- rw sparo - write when ck-1 and zero hh-write, otherwise - read--CONFIGURATION HEN CONTROL CON OF U MEN CONTROL 18 rero_hh_bit:= '0'; WHEN WELLS => zero_hh_bit:= '1'; re spare := sero hh; CASE zero hh 13 HEN CONTROL CON, out_2_3 <= rw_sparo; out_1 <= input_mux; WHEN OTHERS out_3_2 <= cs_dwt; out_2_1 <=&ddr_w; out_2_2 <=&ddr_r; END CASE, END PROCESS; OR behave

10

15

BND IP;

out_1 : out t_scratch_array(1 to 7))

end COMPONENT,

eignal #3:t_ecratch; signal x2:t_scratch; signal x8st_scratch; signal multit_scratch_array(1 to 7);

signal xSit_scratch; signal xllit_scratch; signal x19:t_scratch; signal x30:t_scratch;

```
PUNCTION AND_2 (inlit_scratch/selit_and) RETURN t_scratch IS
                          muxandmel : in t_and_array(1 to 3) ; addmel : in t_dmdd_array(1 to 4) ; direction : in t_direction ;
                                                                               pdel : in t_scratch_array(1 to 4) ;
                                                                                                                       out_1 : out t_scratch_array(1 to 4) );
muxsel : in t_mux4_array(1 to 3) ;
muxandsel : in t_and_array(
                                                                                                                                                                                                                                                                                                                                                                                         architecture behave OF U_NULT_ADD IS
                                                                                                                                                                                                                                                                                                                                                                                                                               COMPONENT U_NULTIPLIER_ST
                                                                                                                                                                                                                           WHEN pass => RETURN inl;
                                                                                                                                                                                                                                             WHEN zero -> RETURN 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           in in t input ,
                                                                                                                                                                                                                                                                                                                              end U_MULT_ADD;
                                                                                                                                                                                                         CASE sel 18
                                                                                                                                                                                                                                                                 END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                         PORT (
                                                                                                                                                                                                                                                                                     ě
```

25

```
centermux <= (MUX_2(pdel(1),pdel(3),centermuxeel(1)),</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                MUX_2(pdel(2),pdel(4),centermuxeel(2)) );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -- the AND gates zero the adder inputs every 2nd row--
                                                                                                                                                                                                                                                                                                                                                                                     mux1 <= MUX_4(x11,x5,x8,x2,muxse1(1));
                                                                                                                                                                                                                                                                                                                                                                                                                    mux2 <= MUX_4(x19,x30,x8,0,muxeel(2));
                                                                                                                                                                                                                                                                                                                                                                                                                                                 mux3 <= MUX_4(x11,x5,x8,x2,muxsel(3));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   --the and gate outputs--
and1 <= AND_2(pde1(2), andse1(1));
                                            centermunit_acratch_array(1 to 2);
                                                                                                                                                                   add_out:t_scratch_array(1 to 4);
                                                                                                                                                                                                                           --the multiplier outputs--
                                                                                                                       ddlinit acratch,
                                                                                                                                      acratch,
                                                                                                                                                        Beratch
                                                           andlit scratch,
walit_seratch;
               Bux21t_scratch;
                              nux3:t_geratch;
                                                                               scratch,
                                                                                            Boratch
                                                                                                          scratch,
                                                                                                                                                                                                                                                                                                                                                                    --the mux outputs--
                                                                                                                                                    dd4init
                                                                                                                                      1dd3inrt
                                                                                                                                                                                                                                                                         x11 <- mult(3);
                                                                                                                                                                                                                                                                                      x19 <= mult(4),
                                                                                                                                                                                                                                                                                                                                     x30 <= mult(7);
                                                                                                          and4:t
                                                                                                                                                                                                                                          x3 <= mult(1);
                                                                                          and3; t
                                                                                                                                                                                                                                                         x5 <= mult(2);
                                                                                                                                                                                                                                                                                                      x2 <= mult(5);
                                                                                                                                                                                                                                                                                                                     x8 <= mult(6);
                                                                                                                                                                 eignel
             eignel
                                                                           sional
                                                                                                                     19mel
                                                                                                                                    eignel
                                                                                                                                                    1 dus
                            elgnel
                                            Bignal
                                                           eignel
                                                                                          igne.
                                                                                                       eigne!
                                                                                                                                                                                              BEGIN
```

10

15

25

30

35

45

50

```
(behave),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      USB ENTITY WORK.U_MULTIPLIER_ST
and2 <= AND_2(pdel(3), andsel(1));
and3 <= AND_2(centermux(1), andsel(2));
                                             and (.< = AND_2 (centermux(2), andsel(3));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              END MULT ADD COM; -- the basic multiplier unit of the convolver --
                                                                                        addiin <= AND_2(muxi,muxandee)(1));
addiin <= AND_2(muxi,muxandee)(2));
adddin <= AND_2(x3,muxandee)(3));
                                                                                                                                                                                   NULT_MAP: U_MULTIPLIER_ST PORT MAP(in_in,mult);
                                                                                                                                                                                                                                 add_out(1) <= ADD_SUB(and1,addlin,addmal(1)))
add_out(2) <= ADD_SUB(and4,addlin,addmal(3)))
add_out(4) <= ADD_SUB(and4,addmal(4)))
add_out(4) <= ADD_SUB(and2,add41h,addmal(4)))
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  COMPIGURATION MULT_ADD_CON OF U_MULT_ADD As
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 out 1 : out t scratch array(1 to 7) ; and U MULIPLIER ST;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                FOR ALL:U_HULTIPLIER_ST
                                                                                                                                                                                                                                                                                                                                                   --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           use WORK.dwt_types.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     entity U MULTIPLIER ST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   in in t Input ;
                                                                                                                                                                                                                                                                                                                                                                                add_out;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      END POR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         POR behave
                                                                                                                                                                                                                                                                                                                                                                             out_1 <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END FOR!
                                                                                                                                                                                                                                                                                                                                                                                                                       SND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PORT!
```

architecture behave OF U MULTIPLIER ST IS signal in siBiT VECTOR(1 to input_exp);

```
--the multiplier outputs, fast adder code commented out---
                 signal x8_stiBIT_VECTOR(1 to _nput_exp+3);
span x4_stiBIQUECTOR(1 to input_exp+2);
signal x16_stiBIT_VECTOR(1 to input_exp+4);
signal x2tt_ectstchi=0;
stiBIT_VECTOR(1 to input_exp+1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                out_1 <= ( x3,x5,x11,x19,x2,x8,x30);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             x5 <= In_in + S_TO_I(x4_et) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        <- x3 + 8_TO_I(x16_8t);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   x11. <* x3 + 8_T0_1(x8_at);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               *16_st <= in_s & B"0000";
                                                                                                                                                                              algnal x19:t_scratch:=0;
                                                                                                                                                               scratch:-0;
                                                                                                  signal x3:t_scratch:=0;
                                                                                                                       signal #5:t_scratch:=0;
                                                                                                                                           signal x8:t_scratch:=0;
                                                                                                                                                                                                                                                                                                                                                                  x8_st <= in_e & B"000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        x4_st <= in_e & B"00";
                                                                                                                                                                                                                                                                                                     x2_et <= in_e g B*0";
x2 <= 8_T0_I(x2_et);
                                                                                                                                                                                                                                                                                                                                                                                      <- S_TO_I(x8_8t))
                                                                                                                                                                                                                                                                                                                                                                                                                            x3 <= in_in + x2;
                                                                                                                                                                                                                                                               TO 8(In In, In ...);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                x30 <= x11 +x19;
                                                                                                                                                               signal milit
                                                                                                                                                                                                                         BECIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ×19
```

```
--the index 1 of the string is the left hand end, &is the meb--
CONFIGURATION MELIPLIER ST CON OF U MULTIPLIER ST 18
                                                                                                                                                                                                                                                                                                                                                                 sum17_str : BiT_VECTOR(1 to scratch_exp+1);
                                                                                                                                                                                                                                                                                                                                                                                   out final : BIT VECTOR(1 to scratch exp);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ---sel chooses a round factor of 3, 4,5----the leb is the right hand of the string,---
                                                                                                                                                                                                                                                                                                                                                                                                                                                     --THIS ASSUMES THAT THE INPUT_EXP - 10!!!!--
                                                                                                                                                                                                                                          aignal al : BIT VECTOR(1 to scratch exp);
                                                                                                                                                                                                                            erchitecture behave of U_ROUND_BITS IS
                                                                                                                                                                                                                                                                                                                ca_int : t_carry;
                                                                                                                                                                                                                                                                                                                                                  suml7 : integer;
                                               END MULTIPLIER ST CON;
                                                                  see WORK.dwt_types.all;
                                                                                    entity U ROUND BITS IS
                                                                                                                      in in t acratch
                                                                                                                                                      end U ROUND BITS;
                                                                                                                                        out 1 : out t input)
                                                                                                                                                                                                                                                                             ignal meb : BIT;
                   70R behave
                                                                                                                                                                                                                                                                                                                                                                                                    eignel
                                                                                                                                                                                                                                                                                                 ignal
                                                                                                                                                                                                                                                                                                                  ignal
                                                                                                                                                                                                                                                                                                                                 ignal
                                                                                                                                                                                                                                                                                                                                                                    1gma1
                                                                                                                                                                                                                                                                                                                                                  ignel
                                                                                                                                                                                                                                                                                                                                                                                     ignal
                                                                                                     PORT
                                                                                                                                                                                                                                                                                                                                                                                                                     BEGIN
```

--- so on add ops bit 1 is the carryout ---

I_TO_S(in_in,el); meb <= el(1);

10

QN2

```
.O. WHEN sel-shift4 AND mabs'O' AND sl(scratch_exp-3 to scratch_exp|sb"1000" ELSE --round down on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHER sel-shift3 AND (sum(4 to 7) = b'1111" OR sum(4 to 7) =b"0000") ELSE --value in ranga
                                                                                                                                                                                                                                                                          .O. WHER sel-shift3 AND mmb='0' AND sl(scratch_exp-2 to scratch_exp) = b'100" ELSE
                                                                                                                                                                                                                                                                                                                                                                   'O' WHEN sel-shifts AND mabs'O' AND sl(scratch_exp-4 to scratch_exp)= b'10000" ELSE
                          meb E meb E meb E meb E al(1 to [eoratoh axp-4)) WREH ahift4, meb E meb E meb E meb E el(1 to soratoh exp-5) WHEH ehift5)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -- I signifies the rounded value is in rangs, 0 that it must be saturated
ig. meb 6 meb 6 meb 6 s1(1 to scratch exp-3) WHEN shift3,
                                                                                                                                                                                                                al(scratch_exp-3) WHEN sel-shift4 BLSE -- neg. no
                                                                                                               --the carry to round; 1/2 value is rounded towards 0--
                                                                                                                                                                                                                                                                                                              sl(scratch_exp-2) WHEN ssl-shift3 ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --these are the 5 msb's from the 13 bit word
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        <= sum17_str(2 to scratch_exp+1);</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       sumi7 <= cs_int + S_TO_I(shift);
                                                                                                                                                                                                                                                                                                                                                                                                  el(scratch_exp-4);
                                                                                                                                                                                                                                                                                                                                                                                                                                                       cs_int <= 1 WHEN cs =-1' ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     I_TO_S(suml7, suml7_str);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    :
                                                                                                                                                                             1/2 value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    191
```

15

20

25

30

40

50

55

--needs to be s 16 bit output for the adder--

SELECT

WITH Sel shift

ů

'1' WHEN sel-shift4 AND (sum(5 to 7) = b-111" OR sum(5 to 7) = b-000") BLSE --value in range --these are the 3 mab's from the 12 bit word left after taking out the 4 sign extension bits .O. WHEN sel-shift3 ELSE .O. WHER sel-shift4 ELSE

'1' WHEN sel-shift5 AND (sum(6 to 7) = b'11" OR sum(6 to 7) = b"00") BisB --value in range --these are the 2 msb's from the 11 bit word

15

.

```
b'1000000001" WHEN sel = '0' AND sum(1) = '1' ELSE -- saturate to -511 SEE QUANT FOR REASON
out_finel <- b.0111111111 WHEN sel = .0. AND sum(1) = .0. ELSE -- saturate to 511
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FUNCTION REV (CONSTANT nineturelyin_iniBIT_VECTOR) RETURN BIT_VECTOR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       FUNCTION ALL SAME (CONSTANT niNATURAL) siblt) RETURN BIT VECTOR IS variable out_b:BIT_VECTOR(1 to n);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            FUNCTION ALL_SAME (CONSTANT ninatural; sibit) Return bit_vector;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                FUNCTION ZERO ( CONSTANT n:NATURAL) RETURN BIT_VECTOR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -- returns a signal with a copies of the input bit
                                                                                                                                                                                                                                               COMFIGURATION ROUND_BITS_CON OF U_ROUND_BITS 10
                                                                                                                                                                                                                                                                                                                                                                                                       -- returns a signal with n copies of the zero
                                                                 sum(7 to scratch_exp);
                                                                                                                                             S_TO_1(out_final);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -- reverses the bit order
                                                                                                                --architecture outputs--
                                                                                                                                                                                                                                                                                                                                                        use work, DWT_TYPES.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             package body utils is
                                                                                                                                                                                                                                                                                                                           END ROUND BITS CON,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      for i IN 1 to n LOOP
                                                                                                                                                                                                                                                                                                                                                                                                                                    package utils is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   out_b(1):= 8;
                                                                                                                                                                                                END behave,
                                                                                                                                                                                                                                                                            FOR behave
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end utile;
                                                                                                                                             out_1 <=
                                                                                                                                                                                                                                                                                                     END FOR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BEGIN
```

```
packogo utile dat je
TUNCTION HUX_d (init_merakchjin2it_serakchjin3it_serakchjin4it_serakchjselit_mn#4) NETUNN t_serakch;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PUNCTION HUX_2 (inlit_scratch;in2it_scratch;selit_mux) RETURN t_scratch;
                                                                                                                                                                                                                                                                                    FUNCTION REV (CONSTANT n:neturel;in_in:BIT_VECTOR) RETURN BIT_VECTOR IS
                                                                                 FUNCTION ZERO (CONSTANT DINATURAL) RETURN BIT_VECTOR IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -- returns a signal with n copies of the zero
                                                                                                          'ariable out_biBIT_VECTOR(1 to n);
                                                                                                                                                                                                                                                                                                             variable tempiBIT_VECTOR(1 to n);
                                                                                                                                                                                                                                                                                                                                                                            omp(i):=in_in(n-i+ in_in'left);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 use work.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               use work. DWT TYPES. all;
                                                                                                                                                   for 1 IN 1 to n LOOP
                                                                                                                                                                                                                                                                                                                                                      for 1 IN 1 to n LOOP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        use work.utile.all;
                                        SND ALL SAME, SK.
                                                                                                                                                                         out_b(1):='0';
                     RETURN out by
                                                                                                                                                                                                                     ETURN out by
                                                                                                                                                                                                                                                                                                                                                                                                                    RETURN temp;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      BND utile;
END LOOP,
                                                                                                                                                                                               MD LOOP,
                                                                                                                                                                                                                                                                                                                                                                                                     END LOOP,
                                                                                                                                                                                                                                                                                                                                   BECIN
```

FUNCTION ADD_SUB (inlit_scratch/in2/t_scratch/addsel/t_add) RETURN t_scratch;

FUNCTION BIT_LOAD(in1:bit) RETURN t_load;

20

end utils_dwt,

```
FUNCTION MUX 4 (inlit scratchin2it scratchin3it scratchin4it scratch; selit mux4) RETURN t scratch 15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PUNCTION ADD_SUB (init_scratch;in2it_scratch;addselit_add) RETURN t_scratch IS
                                                                                                                                                                                                                                                                PUNCTION MUX_2 (inlit_scratch)in2it_scratch;selit_mux) RETURN t_scratch IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     FUNCTION BIT_LOAD(inl:bit) RETURN t_load 15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN subt -> RETURN in1 - in2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHEN add => RETURN in1 + in2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WHEN OTHERS => RETURN read;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    WHEN '1' -> RETURN write;
                                                                                                                                                                    WHEN quatro => RETURN in4;
package body utilite_dwt is
                                                                                                                                                                                                                                                                                                                                                                 HEN right => RETURN in2;
                                                                                                                                              WHEN tree -> RETURN in3;
                                                                                                                                                                                                                                                                                                                                           WHEN left => RETURN Inl;
                                                                                         WHEN UND -> RETURN IN1;
WHEN GOS -> RETURN IN2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CASE addsel IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      END utile dut;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           CASE In1 IS
                                                                          CASE sel IS
                                                                                                                                                                                                                                                                                                                  CASE sel 13
                                                                                                                                                                                                                                                                                                                                                                                             END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          IND CASE!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  END CASE,
                                                                                                                                                                                             SND CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       , QX
```

```
--these are the addr gens for the x & y adresses of a pixel given the octave?
                                                                                                                                                                                                                                                                                                                                                        --by write_enable, so same address values generated on read & write cycles#
                                                                                                                                                                                                                               --the bik & s counters are vertical 2 bit with the leb in the x coord
                                                                                                                                                                                                                                                                                           --read_enable enable the block count for the read eddress, but not the
                                                                                                                                                                                                                                                                                                                          --carry-outs for the mode change, this is done on the write addr cyole
                                                                                                                                                                                                                                                             -- and carry out on 3, last counter is both horis and vertical counter
                                                                                                                                                  count(5 bits)(bik(3) to bik(octave+1))(s) (octave 0's)
                                                                                                                                                                            count(5 bits)(bik(3) to bik(octave+1))(s) (octave 0's)
---VHDL Description of Tree Processor/Encoder-Decoder Circuit---
                                                                                                                    --subfiblk no. for each octave. Each xky address is of the form
                                                            --only works forma octave decomposition in y,2 in u|v#
                              --The state machine to control the address counters?
                                                                                                                                                                                                     --this makes up the 9 bit address for CIF images
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     yimage_string : in BIT_VECTOR(1 to yelze)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                etring : in BIT VECTOR(1 to xeize)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   vimage_string_3 : in BIT_VECTOR(1 to 11) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           collangth : in BIT_VECTOR(1 to xeize) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 cow_length : in BIT_VECTOR(1 to yeize)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             new_channel , channel : in t_channel ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     sub_count : In BIT_VECTOR(1 to 2) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      read enable, write enable : In bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       load_channel : in t_load ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                out 1 : out t memory addry
out 2 : out t octave;
                                                                                                                                                                                                                                                                                                                                                                                                                                     use work.dff_packsgs.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               reset ; in t_reset ;
                                                                                                                                                                                                                                                                                                                                                                                                                use work DWT TYPES.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PRESENT U_ADDR_GEN IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        new mode : in
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ck : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                *Image
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            port (
```

```
architecture behave OF U_ADDR_GEN is
                                                                                                                                           reset : in t_reset ;
new_channel,channel : in t_channel ;
c_blk : in BIT_VECTOR(1 to 3) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  x_lpfiin bit_vector(1 to ncount);
                                                                                                                                                                                                          subband : in BIT_VECTOR(1 to 2) ;
load_channel : in t_load ;
                                                                                                                                                                                                                                                                                       out_1 : out BIT_VECTOR(1 to 3);
out_2 : out t_crtave;
out_3 : out bit;
out_4 : out bit;
out_5 : out t_state);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   quout bit_vector(1 to ncount);
                                                                                  COMPONENT U_CONTROL_ENABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              GENERIC (ncount:integer);
                                                                                                                                                                                                                                                  lew mode : in t mode ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       reset:in t_reset;
en:in bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                          COMPONENT COUNTER
end U_ADDR_GEN;
                                                                                                                                                                                                                                                                                                                                                                                                                     end COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 and COMPONENT;
                                                                                                                          ck i in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ckiin bit;
```

6 : out t_atete);

out_6 : out bit;

10

COMPONENT BLK_SUB_COUNT

ckiln bit ; reseapin t_reset,en,cin_en,cout_eniin bit;quout bit_vector(1 to 2);carry;out bit);

10

```
count 1 1:817 VECTOR(1 to 2):-8"00";
                                                                                                                                                                                                                                                                                            2 1:817 VECTOR(1 to 2):=8"00";
2 2:bit;
                                                                                                                                                                                                                                                                                                                           3_1:BIT_VECTOR(1 to 2);=8-00";
                                                                                                                                                                                                                                                blk_count_2:8IT_VECTOR(1 to 3):=8"000";
                                                                                                                                                                                                                                                                                                                                                                                       VECTOR(1 to years-3);
                                                                                                                                                                                 count_1:BIT_VECTOR(1 to xeise-4);
                                                                                                                                                                                                                 count 1:BIT VECTOR(1 to yelze-4);
                                                                                                                                                                                                                                                                                                                                                        signal x meb out:BIT VECTOR(1 to xsize-3);
                                                                                                                                     blk entBIT VECTOR(1 to 3):=8"000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   mult_fac:BIT_VECTOR(1 to xsize);
               y_lpf:BIT_VECTOR(1 to yelge-4);
                               x lpfisIT VECTOR(1 to xsise-4);
                                                                                                                                                                                                                                                                                                                                                                                                                                  addribit VECTOR(1 to yeize);
                                                                                                                                                                                                                                                                                                                                                                                                                                                   Dase rows: BIT VECTOR(1 to 11);
                                                                                                                                                                                                                                                                                                                                                                                                                    addribit VECTOR(1 to xelze);
                                                                                                                                                                                                                                                                                                                                                                        lab_out:BIT_VECTOR(1 to 3);
                                                                                                                                                                                                                                                                                                                                                                                                     1sb out: BIT VECTOR(1 to 3);
                                                                                                                                                                    control_4st_states=downly
                                                                         lpf block done;bit;='0',
                                            tree doneibit:= '0';
                                                                                                                                                    octavest octaves=0;
                                                              1pf done:bit:='0',
                                                                                                                                                                                                                                                                               21bit;
                                                                                                                                                                                                                                                                                                                                           2:bit.
  rw enabletbit;
                                                                                                                                                                                                 count_2:bit;
                                                                                                                                                                                                                                                                                                                                                                                       meb out:BIT
                                                                                           entbitz
                                                                                                                                                                                                                                                                             count
                                                                                                                                                                                                                                                                                                                                           blk count
                                                                                                          .nibit,
                                                                                                                          entbity
                                                                                                                                                                                                                                                                        Ť
                                                                                                                                                                                                                                                               ķ
                                                                                                                                                                                                                                                                                              ρĭκ
                                                                                                                                                                                                                                                                                                                           eignel blk
                                                                                                                                                                                                                                                                                                                                                                        signal x
                                                                                                                     * langi
                                                                         e igne l
             ignel
                                            ignel
                                                            signs1
                                                                                                                                                                                                                                             a igna 1
                                                                                                                                                                                                                                                                             aignal
                                                                                                                                                                                                                                                                                              algnal
                                                                                                                                                                                                                                                                                                            aignal
                                                                                                                                                                                                                                                                                                                                         elgnel
                                                                                                                                                                                                                                                                                                                                                                                       eignei
                                                                                                                                                                                                                                                                                                                                                                                                       eignel
                                                                                                                                                                                                                                                                                                                                                                                                                      1gna1
                                                                                                                                                                                                                                                                                                                                                                                                                                    elgnel
                                                                                                                                                                                                                                                                                                                                                                                                                                                   Ignel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   signel
signal
                               ignel
                                                                                           1 aubie
                                                                                                        I gne 1
                                                                                                                                     Bignal
                                                                                                                                                    algna1
                                                                                                                                                                  . Igne 1
                                                                                                                                                                                 Bignal
                                                                                                                                                                                                 signal
                                                                                                                                                                                                              elgnel
                                                                                                                                                                                                                                sgn s
                                                                                                                                                                                                                                                               e ique i
```

```
--cik y_count them all blocks done for the all, or when final bik done for lpff y_ence "l' HERS mis count all block done for the first count," I HERS the count all the first count all the count all 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -- size of lpf/2 -1, for y,u|v. 2 because count in pairs of lpf values
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            x_en<= '1' MHEN tree_done='1' OR lpf_block_done= '1' BLSB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   x_msb_out<* x_count_1 & blk_count_3_1(2) WHEN y, --always the msb_bite#
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        fig done <= sub en WHEN sub count = 8.00. ELSE .0.1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           sub_en<= '1' WHEN y_count_2='1' AND y_en='1' ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Y_msb_out<= y_count_1 & blk_count_3_1(1) WHEN 8"0" & y_count_1 WHEN ulw ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    B"0" & x_count_1 WHEN ulv ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -- lpf same size for all channels!!!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           row_length(1 to yeize-4);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       <= col_length(1 to xelse-4);</pre>
                                                                                                                                                                                 signal addressignemory_addr;
signal address_x:t_memory_addr;
signal address_y:t_memory_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  --enable the sub band counters
signal int_addr:integer:=0;
                                                                                        temp: integer:=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WITH channel SELECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          WITH channel
                                                                                                     s ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              y_lpf
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       x_1pt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BECIN
```

15

15

WITH octave SELECT

```
address <= U_IO_I(x_addr) + ( (U_IO_I(y_addr) + U_IO_I(base_rows)) * U_IO_I(mult_fac) );
                       #k.count_2_1(2) & blk_count_1_1(2)& sub_count(2) WHEN 0
blk_count_2_1(2)& sub_count(2) & '0' WHEN 1,
sub_count(2) & '0' & '0' WHEN 2,
                                                                                                                                                                                      _out<= blk_count_2_i(1)&blk_count_1_i(1)& sub_count(1) WHEN 0
blk_count_2_i(i) & sub_count(i) & 0. WHEN 1,
sub_count(i) & '0. & '0' WHEN 2,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               --base address for no of rows for y,u &v memory areas!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     b.0" & ximage etring(1 to xelge-1) WHEN u|v;
                                                                                                                                                                                                                                                                                                                                                                                                                                                      B"O" & yimage_string(1 to ysise)& B"O" WHEN yimage_string_3 WHEN v;
                                                                                                                                                                                                                                                                                                          x_meb_out & x_leb_out;
                                                                                                                                                                                                                                                                                                                                                                                                                               раве_гомв<*b**0000000000 WHEN у,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        fac-eximage_string WHEN y,
                                                                                            b-000" WHEN OTHERS,
                                                                                                                                                                                                                                                            b"000" WHEN OTHERS!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          address_x<= U_TO_I(x_addr);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         address_y<= U_TO_I(y_addr);
                                                                                                                                                                                                                                                                                                                                                                                                       WITH channel SBLECT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 WITH channel SELECT
                                                                                                                                        WITH octave SELECT
                                                                                                                                                                  --bit 1 is meb#
--bit2 is lab/
                          x_leb_out<=
                                                                                                                                                                                                                                                                                                                                  ÷
                                                                                                                                                                                                                                                                                                                 ů
                                                                                                                                                                                                                                                                                                                                  y addr
                                                                                                                                                                                         y leb
                                                                                                                                                                                                                                                                                                          x addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        m)t
```

```
bub_11 six_SUB_ccour Took May (of, reset, bit en(1), rv enb); write enais, bit court 1, bit court 1 1), bit court 1 1), bit court 1 1, bit court 1 1, bit court 1 1, bit court 2 1, bit court 3 1, bit co
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        sub_count, load_channel, new_mode, blk_en,octave, rree_done, lpf_block_done, control_,
                                                                                                                                                                                                                                        cntl: courts capalic we (seise-4) Port March. seet, x en, x lpf, x count 1, x count 2);
                                                                                                                                                                                                                                                                                                                                                                                                       ont_eniU_cowTROL_BNABLE_PORT_MAP(ck,reset,new_channel.channel.blk_count_2,
blk_count_2 <= blk_count_1_2 & blk_count_2_2 & blk_count_3_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              CONFIGURATION ADDR. GEN CON OF U. ADDR. GEN 16
                                                                         rw enable < read enable OR write enable;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              done
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <- control 4,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 out_1 <= address;
out_2 <= octave;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            aub en,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -> 1pf
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                and behave,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         out.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           out.5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            핗,
```

10

45

55

--ipf_stop is a is a dummy mode to disable the block writesthuffsan data----decide reset is enabled 1 cycle early, and latched to avoid glitches----a counter to control the sequencing ofw, token, huffman cycles----cycles for that block --END ADDR GEN CON!

POR cnt_en : U_CONTROL_ENABLE USE CONFIGURATION WORK.CONTROL_ENABLE_CON;

END POR;

FOR ALL : BLK_SUB_COUNT USE CONFIGURATION WORK, BLK_SUB_COM,

BND POR, END POR, END POR;

POR behave

FOR ALL : COUNTER USE CONFIGURATION WORK. COUNTER_CON!

```
--decode write addr enable early and latch to avoid feedback loop with pro mode--
                                                                                                                                                                                                                                                                                            --mode load,cycle,decide reset,read_addr_enable,write_addr_enable,load flags--
                                                                                   direction ; in t_direction ;
                                                                  mode, new mode : in t mode ;
entity U CONTROL COUNTER
                                                                                                                                                                                                                                                                                                                            --in MODE CONTROL --
                                                   reset : in t_reset ;
                                                                                                                                         cycles
                               ck : in bit ,
                                                                                                                   out_0 :
                                                                                                                                                                    ort.
                 PORT /
                                                                                                                                    it.
                                                                                                                                                                                          ľ,
                                                                                                                                                                                                           발
```

use work.DwT_TYPES.all;

architecture behave or u control_countra is converser countra; is converser countra; in castatic (ninteger); chin (ninteger); chin bit; creekiin t.resetiin t.resetiin bit; quot bit, wetcer(i to ni); erezyout bit; sergrout bit; erezyout bit; erezyout bit; end COMPONSER; end COMPONSER;

```
control:PROCESS(ck,count_reset,direction,mode,new_mode,count_len)
                                                                                                                                                                         cycle : t_cycle;
                                                                                                                                                                                        decide reset :
                                                                                                                                                                                                                                                                                                                       cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                                                   decide_reset := no_ret;
                                                                                                                                                                                                                                                                     write addr
                                       eignal count_libit; VecToR(1 to 4); eignal count_libit;
                                                                                                                count_len <= U_TO_1( count_1);
                                                                                                                                                                                                                                                        010
2
                                                                                                                                                                                                                                           Plo_s
                                                                                                                                                                                                                                                                                                                                                load_mode := read;
load_flags := read;
                                                                            signal always one:bit:='1';
                                                                                                                                                                                                                                                                                                                                                                                     ca old :- sel;
                                                                                                                                                                                   VARIABLE
                                                                                                                                                                      VARIABLE
                                                                                                                                                                                                VARIABLE
                                                                                                                                                                                                           VARIABLE
                                                                                                                                                                                                                        VARIABLE
                                                                                                                                                                                                                                       VARIABLE
                                                                                                                                                                                                                                                  VARIABLE
                                                                                                                                                                                                                                                                 VARIABLE
                                                                                                                                                                                                                                                                              VARIABLE
           etgne1
                          • ignal
eigne1
                                                                                                                                                                                                                                                                                                       BEGIN
                                                                                           BEGIN
```

read_addr_enable := '0';

CASE direction IS

wold in read;

15

write_del:bit; write_sigibit;

signal signal

```
WHEN stopilpf_stop => cycle := skip_cycle;
                                                                                                                                                                  cycle : sklp_cycle,
                                                                                                                                                                                                                                                                                                                                                                                                                       "> cycle : data cycle;
load mode: write;
                                                                                                                                                                                                                                        -> cycle := data_cycle;
                                                                                                                                                                                                                                                                                                                                                                            load modes - write;
                                                                                                                                    O 7 => write addr_enable:= 11.;
CASE new mode 18
                                                                                                                                                                        rw_old:= read;
cs_old:= no_sel,
WHEN void => cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                                                              ce_old:= no_sel,
                                                                                                                                                                                                                                                                                                                                                             cycle := skip_cycle;
                                                                                                                                                                                                                           rw old: write,
                                                                                                                                                                                                                                                                                                                                                                                                                                                rw old: write,
                                                                                                                                                                                                                                                         rw old: write;
                                                                                                                                                                                                                                                                                                                                                                                           rw_olds- write;
                       CASB count_len IS
0 to 3 *> read_addr_enable := '1';
                                                                                                                                                                                                                                                                                                                                 rw olds read,
                                                                                                    write addr enable: "1',
                                                                    "> cycle : token_cycle;
                                                                                                                                                                                                                                                                                8 w> decide_reset := rat;
                                                                                                                                                             WHEN stop|lpf_stop =>
                                                                                     load_flags:= write;
                                                                                                                                                                                                                                                                                               CASE new mode IS
                                                                                                                                                                                                                                                                                                                                                           WHEN vold =>
                                                       CS_New: sell
                                                                                                                                                                                                                                      OTHERS
                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN OTHERS
                                                                                                                                                                                                                                                                      END CASE,
                                                                                                                               5 to 7 .>
                                                                                                                                                                                                                                        MARM
                 WHEN send still send ! pf send =>
                                        MEM
                                                                    WEEN
                                                                                                                               WHEN
  CASE mode IS
WHEN forward =>
                                  Ý,
```

20

25

55

MRRH still => CASE countlen 15
WRRH O to 3 => read addr_enable := '1';
Ce new: sel,

WHEN OTHERS -> null;

BND CASE;

END CASE,

```
cycle : skip_cycle;
                                                                                                                                                                                                                cycle : skip_cycle;
                                                                                                                                                                                                                                "> cycle := data_cycle;
                                                                                                          "> cycle := data
                                                                                                                                                                                                                                                                                                                                 3 => read_addr_enable := '1';
                                                                                                                                                                                                                                                                                                                                                             cycle := token_cycle;
erite_addr_enable := '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                     write_addr_enable := '1',
'> cycle := data_cycle;
                                                           write addr enable :- 'l',
                write addr enable := .1.
  eyele i token cycle;
                                               to 7 => rw_old := write;
                                                                                                                                                 8 => decide_reset := rst;
                                                                                                                                                                                                                                                                                                                                                                                          load_flags:= write;
to 7 => cycle := data
                                load_flage: write,
                                                                                       WHEN void still .>
                                                                                                                                                                                                        WHEN void still .>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  decide resets rat,
                                                                                                                                                                                 load_mode:= write;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                load modes - write,
                                                                           CASE new mode IS
                                                                                                                                                                                              CASE new mode IS
                                                                                                                                                                 rw old: write;
                                                                                                                                                                                                                                                                                                                                                                                                                    rv old: write,
                                                                                                      WHEN OTHERS
                                                                                                                                                                                                                              WHEN OTHERS
                                                                                                                                                                                                                                                                                                                                                 CO DOW! - BOL
                                                                                                                                                                                                                                                                     OTHERS ... null;
                                                                                                                      IND CASE,
                                                                                                                                                                                                                                           END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              OTHERS
                                                                                                                                                                                                                                                                                                              CASE count_len
                                                                                                                                                                                                                                                                                                                               WHEN 0 to
                                                                                                                                                                                                                                                                                  END CASE,
                                                                                                                                               WHEN
                                                                                                                                                                                                                                                                     WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            MEN
MHEH
                                          WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                 MER
                                                                                                                                                                                                                                                                                                                                                           MEN
                                                                                                                                                                                                                                                                                                                                                                                                    FEE
                                                                                                                                                                                                                                                                                                          WHEN lpf_etill =>
```

CMAE count lan 1s WIEM 0 to 1 = reed addr_enable := '1'; c_nevi=eail WHEM = bind flags := tite; cycle:= token_cycle;	WHEN 5 to 7 => write_addr_enable := '1';	CASE new_mode 18 WHEN EACH OFFERSON S. P.C. old: no.est, WHEN OFFERSON S. P.C. old: no.est, WHEN 0.> decide cent : ret, WHEN TO SEE New mode 18 WHEN TO SEE NEW mode 18 WHEN TO STREET S. P.C. old: sed, WHEN TO STREET S. P.C. old: no.est, WHEN TO STREET S. P.C. old: no.est,	END CASE; rw_old: write;	WHEN OTHERS => null; END CASE;	CASE count len 16 WHEN 0 -> write addrenable := '1';	WHEN 1 to 3 => write addr enable := '1'; TW_Old:= write; Lond made:= write;	decide reset = ret; WHEN OTHERS -> null; END CASE;
MREN vold -> CAS	keep counters going				WHEN void_still =>allow for delay		WREN OTHERS mull,

WHEN OTHERS -> null; END CASE;

```
cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                cycle := skip_cycle;
                                                                                                                                                                                                                                                                                                               Try olds read;

c olds no man;

when void -> cycle := skip_cycle;

load mode:= write;

rv_olds write;
                                                                                                                                                                                                                                                                                                                                                                                                       "> cycle := data_cycle;
load_mode:= write;
rv_old:= write;
                                                                                                                                                        rw old: read;
cs_old:= no_sel;
                                                                                                                                                                                                        rw old: write;
"> cycle := data_cycle;
rw_old:= write;
                                                                    write addr enable := 11;
load figure write;
$ to 7 = vwrite addr enable := 11;
CASE new mode IS
WHEN stoplipf_stop => cycle := sk;
                                                                                                                                                                                    WHEN vold => cycle := skip cycle;
                                             enable := '1';
                                                          4 => cycle := token_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1 => cycle := token_cycle;
                                                                                                                                                                                                                                                             decide reset := rat;
                                                                                                                                                                                                                                                                                                etop .>
                           CASE count len IS
                                                                                                                                                                                                                                                                               CASE new mode IS
                                                                                                                                                                                                                                                                                            WHEN stop| 1pf
                                                                                                                                                                                                                WHEN OTHERS
                                                                                                                                                                                                                                                                                                                                                                                                     WHEN OTHERS
                                        WHEN 0 to 3 => read addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 ** mill ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              OTHERS => null;
                                                                                                                                                                                                                                                   BND CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          CASE count_len
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END CASE,
                 WHEN send still send lpf send =>
                                                     WHEN
                                                                                                     WEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              A BR
                                                                                                                                                                                                                                                             WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN etill =>
    CASE mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      --skip to allow reset in huffman--
WHEN inverse =>
```

```
CASE new mode 18
WHRN wold still => cycle :=akip_cycle;
WHRN OTHERS => cycle :=date_cycle;
                                                                                                                                                                                              WHEN vold_still => cycle :=skip_cycle;
WHEN OTHERS => cycle := data_cycle;
                                                                                                                                                                                                                                                                                                                                                                                            write_addr_enable := '1',
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          write_addr_enable := '1';
write addr_enable := '1';
                                write addr enable := '1';
                                                                                                                                                                                                                                                                                                                            1 -> write_addr_enable := '1';
                                                                                                                                                                                                                                                                                                                                                          4 => cycle := data_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN 0 to 3 => read_addr_enable := '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          cycles token cycle,
                                                                                                                                                decide_reset:= rst;
             4 -> rv old := write;
                                                                                                                                                                load_moder= write;
                                                                                                                                                                                                                                                                                                                                                                                                                                                            .oad moder - write,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          load_flage := write;
                                                                                                                                                                                CASE new mode IS
                                                                                                                                                                                                                                                                                                                                                                                                            cycle 1" data_cycle;
                                                                                                                                                                                                                                                                                                                                                                                                                            rw old: write,
                                                                                                                                                                                                                                                                                                                                                                            rv old: write,
                                                                                                                                "> rw_old: "write;
                                                                                                                                                                                                                                                                                              0 shull ,
                                                                                                BND CASE,
                                                                                                                                                                                                                              END CASE,
                                                                                                                                                                                                                                         WHEN OTHERS .> null;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -> null;
                2
                                                                                                                                                                                                                                                                         CASE count_len IS
                                                                                                                                                                                                                                                                                                                                                          o to
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        CASE count len IS
                                                                                                                                                                                                                                                                                                                                                                                                            î
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WHEN OTHERS
                                                                                                                                                                                                                                                                                                                                                                                                            s
                                                                                                                                                                                                                                                            RND CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        END CASE,
           WHEN
                                                                                                                                                                                                                                                                                         WHEN
                                                                                                                                                                                                                                                                                                                         WHEN
                                                                                                                                                                                                                                                                                                                                                       WHEN
                                                                                                                                                                                                                                                                                                                                                                                                       WHEN
                                                                                                                                                                                                                                                                  WHEN 1pf_still =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   WHEN void ...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --dummy token cycle for mode update---
                                                                                                                                                                                                                                                                                                                            --skip for write enb delay--
                                                                                                                                                                                                                                                                                              --match with previous--
```

25

```
control_cnt: count_sync GBMERIC MAP(4) PORT MAP(ck,count_reset,slwsys_one,count_l,count_2);
                                                                                                                                                                                                                                                                                                                                                                                            FOR ALLicount_sync USE ENTITY WORK.count_sync(behave);
                                                                                                                                                                                                                                                                                                                                                     CONFIGURATION CONTROL_COUNTER_CON OF U_CONTROL_COUNTER 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           --only worke for 3 octave decomposition in y & 2 in u|v#
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          --THE STAte machine to control the address counteres
                                                                                                                                                                                                                                          decide_eig WHEN OTHERS!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        reset : in treset ;
new_chennel,channel : in t_channel ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  c_blk : in BIT_VECTOR(1 to 3) ,
                                                                                                                                                                                                                    count_reset <= rst WHEN rst,
                   <- read_addr_enable;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             entity U_CONTROL_SNABLE 1s
                                                                                                                                                                                                                                                                                                                                                                                                                                                    SND CONTROL COUNTRR CON,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   use work.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     use work.DWT_TYPES.ell;
<- decide_eig;
                                       <= write_del;
<= load_flage;</pre>
                                                                              C EV_old;
                                                                                                                  8 <- cs_old,
                                                                                                                                                                                           WITH reset SELECT
                                                                                                                                                                                                                                                                                                                                                                                                               END POR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ck i in bit ;
                                                                                                                                                       RND PROCESS;
                                                                                                                                                                                                                                                                                                              END behaves
                                                                                                                                                                                                                                                                                                                                                                           70R behave
                                                                                                                                                                                                                                                                                                                                                                                                                                      END POR;
                                                          out.
```

15

20

25

30

15

20

subband : in BIT_VECTOR(1 to 2) ;

55

t load ,

new mode : in stimode ;

load channel : in

out_1 : out BIT_VECTOR(1 to 3);

out bit; out_4 : out bit;

out.

out_S : out t_state) ;

end U_CONTROL_BNABLE;

```
state_machine: PNOCESS (reset, new_channel, channel, c_blk, subband, load_channel, new_mode, state, new_state_eig)
                                                                                                                                 lpf_block_done:bit := '0',
                                                                                          VARIABLE on blk: BIT VECTOR(1 to 3) := 8"000";
                                                                                                                                                                                                                                                    octavest octave := 0;
                                                                                                                                                                          tree donesbit := '0',
new state sigit state;
                                                                                                                                                                                                              reset_stateit_state;
                                                                                                                                                                                                                                                                                   --- dummy signals for DPI
                                                                                                                                                                                           --enable x_count for other subbands
                                                                                                                                                                                                                                                                                                                                                                        -- default initial conditions
                                                                                                                                                                                                                                                                                                                                                                                                               lpf block done: "0';
tree_done: "0';
                                                                                                                                                    --- anable x_count for LPP#
                                                                                                                                                                                                                                                                                                                                                                                         en blk:=b"000";
                                                                                                              --enable blk_count#
                                                                                                                                                                                                                                                                        -- current octave
                                                                                                                                                                     variable
                                                                                                                                                                                                           variable
                                                                                                                                    variable
                                                                                                                                                                                                                                 variable
                                                                                                                                                                                                                                                    variable
                   BEGIN
                                                                                                                                                                                                                                                                                                                                                     BEGIN
```

architecture behave OP U CONTROL ENABLE IS signal state; state;

signs!

```
lpf_block_done := '1';
                                                                                                                                                                                                                                              new state := upl;
                                                                                                                                                                                                                                                                                                                  tree_done := '1';
null;
                             --set up initial state thro mux on reset, on HH stay in zzO states
                                                                                                                                                                                                                                                                                          13
                                                                                                                                                                                                                                                                                                                                                                                                             new state := 220;
                                                                                                                                                                                                      CASE subband IS
                                                                                                                                                                                                                                              î
                                                                                                                                                                                                                                                                                                                             î
                                                                                                                                                                                                                      ٠
                                                                                                                                                                                                                                                                                                                  •
                                                             "> start_state: downly
                                                                                                                                                                                                                                            OTHERS
                                                                                                                                                                                                                                                                                                                             OTHERS
                                                                         start_states up0;
                                                                                                                                                                                                                                                                                                                                                OTHERS => null;
                                                                                                                                                                                                                     .00
                                                                                                                                                                                                                                                                                                                atop
                                                                                                                                                                                                                                                                                       CASE new mode
                                                                                                                                                                                                                                                                END CASE,
                                                                                                                                                                                                                                                                                                                                      END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                            •
                                                                                                        reset_state: start_state;
                                                                                                                    reset_state := state;
                                                                                                                                                                                        CASE o blk(3) IS
                                                                                                                                                                                                                                                                                                                                                                                             CASE c_blk(2) IS
                                                                                                                                                                                                                                                                                                              WHEN
                                                                                                                                                                                                                                         WHEN
                                                                                                                                                                                                                                                                                                                          WHEN
                                                                                                                                                                                                                                                                                                                                                                                 en_blk(2):= .1.,
                                                                                                                                                                             en_blk(3):= ·1·,
                                                                                                                                                                                                                                                                                            -- in luminance & done with that trees
                                                                                                                                                                 octave 1=2;
                                                                                                                                                                                                                        --clock x_count for LPP y channel#
                                                                                                                                                                                                                                                                                                                                                                       octave :=1,
                                                                                                                                                                                                                                                                                                                                                           END CASE,
                                                                                                                                                                                                                                               -- change state when count done
                                                           ÷
                                                                                                                                                                                                                                                                                                                                                                                                          MILEN
reset_state: up0;
                     start states -up0,
           new_state, estate;
                                                                                                                    î
                                                                                                                                                    reset_state IS
                                                                                                                                                                                                                                                                                                                                                                       î
                                                                                         CASE reset IS
                                                                                                                  OTHERS
                                                                                                                                                                                                                                                                                                                                                                     ď
                                                                                                        ret
F
                                                                              RND CASE;
                                                                                                                           BND CASE,
                                                                                                                                                    CASE
                                                        HEN
                                                                  WHEN
                                                                                                       THE
                                                                                                                 WHEN
                                                                                                                                                               MHEN
                                                                                                                                                                                                                                                                                                                                                                    WHEN
```

25

35

50

octave: 0,

```
--nowdecide the next state, on block(1) carry check the other block carries
                                   new_state := downly
                                                                                                                                                                                                                                                                                                                                                                                                                                                           -- now decide the next state, on block(1) carry check the other block carries
                                                              1,1
                                                                                                                                                                                                                                                                                                                                                                          new_state i* 223;
                                                                                                                                                                  new state := zzl;
                                                                                                                                                                                                                                                                        en_blk(2);= '1';
                                           on_blk(3):= '1';
                                                          OTHERS
          --in luminance, terminate branch & move to next branch
                                                                                     OTHERS => null;
                                                                                                                                                                                               m)
                                                                                                                                                                                                                                                                                                 OTHERS -> null,
                                                                                                                                                                                                                                                                                                                                                                                                       M11,1
                                                                                                                                                                            en_blk(2):. '1',
                                                                                                                                                                                                                                                                                                                                                                                    en_blk(2):* '1',
CASE new mode
                                                                                                                                                                                             OTHERS =>
                                                                        END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                     OTHERS
                                                                                                                                             CASE c_blk(1) IS
                                                                                                                                                                                                                                                   CASE c blk(1) IS
                                                                                                                                                                                                                                                                                                                                                       CASE o blk(1) IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           CASE c_blk(1) IS
                                                                                                                              an bik(1):- '1',
                                                                                                                                                                                                                                       an blk(1):- .1.,
                                                                                                                                                                                                                                                                                                                                        an blk(1):- .1.,
                                                                                                                                                                                                                                                                                                                                                                                                                                              en_blk(1):- '1',
                                                                                                                octave ,1=0,
                                                                                                                                                                                                                          octave 1=0,
                                                                                                                                                                                                                                                                                                                                                                                                                                octave :=0;
                                                                                                                                                                                                                                                                                                                            octave 1=0,
                                                                                                   END CASE;
                                                                                                                                                                                                         END CASE,
                                                                                                                                                                                                                                                                                                             END CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                 END CASE,
                                                                                                                                                                                                                        ٥
                                                                                                                                                                                                                                                                                                                            •
                                                                                                                                                                                                                                                                                                                                                                                                                                î
                                                                                                                  ٥
                                                                                                                                                                                                                                                                                                                                                                                                                                223
                                                                                                                                                                                                                        22
                                                                                                                                                                                                                                                                                                                          222
                                                                                                                                                                                                                                                                                                                          WHEN
                                                                                                                                                                                                                                                                                                                                                                                                                              MHEN
                                                                                                              WHEN
                                                                                                                                                                                                                      MEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1
```

new_etate := downly

en blk(2):- '1',

î

15

55

```
new_state := downly
                                                                                                                                                                                                                                                          tree_done :* '1';
                                                                                                                                         lpf_block_done := '1' ;
                                                                                                                                                                                                                                                                    en_blk(3) i= '1';
                                                                                                                                                                 OTHERS => new_etate ;= zz0 ;
                                                                                                                                                                                                                                                                                                                                                        OTHERS .> null;
                                                                                                                                                                                                                                                                                 CASE c blk(3)
                                                                                                                                                                                                                                                                                                                                 SND CASE,
                                                                                                                                                                                                                                                                                                                                                                                117
                                                                                                                                                                                                                           WHEN stop -> CASE channel IS
                                                                                                                                                                                                                                                                                                         MHEN
                                                                                                                                                                                                                                                                                                                     XXX
                                                                                                                                                                                                                                                        >
                                                                                                                             CASE subband 18
                                                                                                                                                                                                                                                                                                                                                                               OTHERS .>
                                                                                                                                           •
                                                                                                                                                                                                                                                                                                                                                                    RND CASE;
                                                    e> nulls
                                                                                                                                                                                                                                                                                                                                                                                                       1111
               en_blk(3);= '1' ;
                                                                                                                                                                                                               CASE new mode IS
                                                                                                                                                                                                                                                       WHEN
                                                                                                                                                                                                                                                                 WHEN
                                                                                                                                                                                                                                                                                                                                                        MEM
                                                                                                                                         B.00.
                                                                                                                                                                                                                                                                                                                                                                                                   OTHERS ...
                                                                                                                                                                                        BND CASE,
                                                                                                                                                                                                                                                                                                                                                                                         RND CASE;
                                                  OTHERS
                                                                                               on blk(2);= '1';
CASE c_blk(2) IS
WHEN '1' =>
                                                                                                                                       WHEN
                                                                                                                                                                WHEN
                                                                                                                                                                                                                                   --stop so finish thisbranch & move on
                                                                                                                                              -- clock x_count for LPP u;v channel#
                      --because state, az 3 clock 1 pulse
                                              WHEN
RND CASE,
                                                                                     octave imly
                                                                                                                                                                                                                                                                                                                                                                                                                BND CASE,
                                                                                                                                                                       --chenge state when count dons#
                                                                                                                                                                                                                                                                                                                                                                                                     WHEN
                                                                                      ٩
                                                                                                                                                                                                                                                                                      --- move to next trees
-- roll over to 0#
                                                                                     down]
                                                                                 WHEN
```

BND CASE,

```
IF c_blk(1)='1' AND c_blk(2)= '1' THEN tree_done := '1';
BLSE null;
                                                                                             THEN
                                                                                    IP c_blk(1)='1' AND c_blk(2)='1' AND c_blk(3)= '1'
                                                                                                                                                                                      --now change to start state if the sequence has finished?
                                                                                                                                                                                                                                                                                           --on channel change, use starting state for new channels
                                                                                                                                                                                                                                                                                                                                              CASE new_channel IS
MHEN y => new_state:= upO;
MHEN u|v => new_state:=downl;
                                                                                                                                                                                                                                              OTHERS -> null;
                                                                                                                                                                                                                       --in LPF state doesnt change when block done?
                                                                                                                                                                                                                                                                                                                              -- In LPF state doesnt change when block done
                                                                                                      tree done := '1';
ELSE null;
                                                                                                                                                                                                                                                                                                                                                                                                                  OTHERS => null;
                                                                                                                                                                                                                                                                                                                                                                                                  RND CASE,
                                                     END IP,
                                                                                                                                       BND IF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      new_state_sig<=new_state;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <= tree_done;
<= lpf_block_done;</pre>
                                                                                                                                                                                                                                                                                                             load channel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               <-reset_state,
                                          ý
CASE channel 15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      out 1 <= en blk;
out 2 <= octave;
                                                                                                                                                                                                           tree done
                  ŵ
                                                                                                                                                                                                                                                                                                                                            WHEN write ->
                                                                                      î
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BND PROCESS,
              WHEN U
                                                                                                                                                        SND CASE;
                                                                                                                                                                                                                                                                             SND CASE,
                                                                                                                                                                                                                                                                                                                                                                                                                                  END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          out 4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         er,
                                                                                      MHEN
                                                                                                                                                                                                                                                                                                             CASE
                                                                                                                                                                                                                                                                                                                                                                                                                    MHEN
```

'1' WHEN no rat; in_dif<=(dlat XOR en) AND reset_bit;

DF1(ck, in dff, dlat); carry<-dlat AND en;

RND behaves

q<=dlat;

reset_bit <= '0' WHEN rat,

signal reset bitibit;

BOIN

eignal in_dff:bit; WITH reset SELECT

--The basic toggle fillp-flop plus and gate for a synchronous counter / ckiin bit įreastiin t_resetieniin bitįgiout bitįcarryjout bit); end BASIC_COUNT; CONFICURATION CONTROL ENABLE CON OF U CONTROL ENABLE 18 -- reset is synchronous, is active on final count architecture behave OF BASIC_COUNT is DF1(ck,new_state_sig,state); use work.DWT_TYPES.all; use work.dff_package.all; END CONTROL ENABLE CON; entity BASIC_COUNT 18' eignel dlatibit; END behaves END POR, PORT (

35

15

35

50

55

configuration basic_count_con of basic_count is

```
--are mebibit 1).....leb,carry.This is the same order as ELLA strings are stored?
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  basic_count PORT MAP(ck,reset,enable(1+1),q(1),enable(1));
                                                                           -- The n-bit macro counter generator, en is the enable, the outputs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ckiin bit įresetiin t_resetjeniin bitigiout bitjcarryiout bit);
                                                                                                                                                                                                                                                                                                                                                                                                    architecture behave OF COUNT_SYNC is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal enable:bit_vector(1 to n+1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           cl: for i in n downto 1 generate
                                                                                                                                                                                                                                                                                                     q:out bit_vector(1 to n);
carry:out bit;;
                                                                                                                                         use work.DWT_TYPES.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                              COMPONENT basic_count
                                    end basic_count_con;
                                                                                                                                                                                entity COUNT SYNC Is
                                                                                                                                                                                                   GENERIC (n:integer);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end generate;
                   END for 1 56
                                                                                                                                                                                                                                                              resettin t_reset;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         carry<=enable(1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        enable(n+1)<men;
POR behave
                                                                                                                                                                                                                                                                                                                                             end COUNT_SYNC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end COMPONENT;
                                                                                                                                                                                                                                           ckiin bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end behave;
                                                                                                                                                                                                                                                                                  entin bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ğ
                                                                                                                                                                                                                          PORT
```

```
ckiln bit ;resetiin t_resetjeniin bit;q;out bit_vector(1 to ncount);carry;out bit);
                                                                                                                                                                    --the basic x/y counter, carry out 1 cycle before final count given by x_lpf/y_lpf#
                                                            FOR ALLibasic_count USE ENTITY WORK.basic_count(behave);
                  CONFIGURATION COUNT SYNC CON OF COUNT SYNC 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               eignal final_countibit;
signal final_cut dibit;
signal q syncibit vector(1 to ncount);
signal carry_syncibit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      architecture behave OF COUNTER is
                                                                                                                                                                                                                                                                                                                                                                                        x_lpfiin bit_vector(1 to ncount);
                                                                                                                                                                                                                                                                                                                                                                                                              quout bit_vector(1 to ncount);
carryrout bit);
--configuration for simulation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal ont_resetst_resets.
                                                                                                                                                                                            use work.DMT TYPBS.all;
                                                                                                                                                                                                                                                                              GENERIC (ncount:Integer);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          COMPONENT count_sync
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  GENERIC (niinteger);
                                                                                                                      END COUNT_SYNC_CON,
                                                                                                                                                                                                                                                                                                                                                 resettin t_reset;
                                                                                                                                                                                                                                                            entity COUNTER 18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end COMPONENT;
                                                                                     END FOR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                        and COUNTER,
                                                                                                                                                                                                                                                                                                                        ck: in bit ;
                                       FOR behave
                                                                                                                                                                                                                                                                                                                                                                      entin bit;
                                                                                                       END POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PORT (
                                                                                                                                                                                                                                                                                                      Port.
```

10

15

35

50

```
--the blk, or aub-band counters, carry out on 3, cout_en enables the carry out, & cin_en AND en enables the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ckiin bit ;reaetiin t_reaetjon,cin_en,cout_eniin bitjqiout bit_wactor(1 to 2);carryjout bit);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ck:in bit ;reset:in t_reset;en:in bit;q:out bit_vector(1 to 2);esrry:out bit);
ent_sy: count_sync OBMERIC MAP(ncount) PORT MAP(ck,cnt_reset,en,q_sync,carry_sync);
                                                                                                                                     tinal_count <= .1. WHEN q_sync=x_lpf AND on = .1. ELSE .0.1
                                                                                                                                                                                                                                                                                                                                                                                           FOR ALLICOUNT ayne USE CONFIGURATION WORK.count ayne con;
                                                                                                                                                                                                                              ret WHEN final_count = '1' BLSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           architecture behave OF BLK_SUB_COUNT is
COMPONENT count_aync
                                                                                                                                                                                                                                                                                                                                       CONFIGURATION COUNTER_CON OF COUNTER 18
                                                                                                                                                                                                 cnt_reset <= rst WHBM reset=rst ELSB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     count# use work.DWT_TYPES.all;
                                                                                                                                                                                                                                                              no_rst,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             entity BLK_SUB_COUNT is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        GENERIC (n:Integer);
                                                                            carry<-final_count;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end BLK_SUB_COUNT,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END COUNTER_CON;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end COMPONENT,
                                                                                                                                                                                                                                                                              END behaves
                                                                                                                                                                                                                                                                                                                                                                   FOR behave
                                                                                                                                                                                                                                                                                                                                                                                                                           END FOR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                        END POR!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PORT (
```

signal q_syncibit_vector(1 to 2);

10

15

25

35

```
b_cnt: count_sync GENERIC MAP(2) PORT MAP(ck,reset,enable,q_sync,cetry_sync);
                                                                                                                                                                                                                                                                                                       FOR b_ent : count_sync USE CONFIGURATION WORK.count_sync_con;
                                                                                                                                                                                                                                                                                                                                                                                                                                                       --S cycle sequence, a reset cycle with no data input, followed--
                                                                                                                                                                                                                                                                                                                                                                                                                                 --adding 4 absolute data values so result can grow by 2 bits--
                                                                                                                                             carry<- '1' WHEN q_eyno = b"11" AND cout_en = '1' ELSB '0';
                                                                                                                                                                                                                                                                                                                                                                                                            --the L1 norm comparison constants flag values --
                                                                                                                                                                                                                                                        CONFIGURATION BLK_SUB_CON OF BLK_SUB_COUNT is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    out_1 : out BIT_VECTOR(1 to n+2) );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    In a : in t_reset ;
in a : in BIT_VECTOR(1 to n) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 use work.DWT_TYPES.all;
use work.dff_package.all;
                                                                                               enable <= en AND cin_en;
eignal carry_syncibit;
eignal enable:bit;
                                                                                                                                                                                                                                                                                                                                                  END POR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            --by 4 data cycles ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   use work.utils.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          entity U_LINORM IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             GENERIC (n: integer);
                                                                                                                                                                                                                                                                                                                                                                                         END BLK SUB CON,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ck : in bit ;
                                                                                                                                                                                                                                                                                 POR behave
                                                                                                                                                                                                          BND behaves
                                                                                                                          de d syne;
                                                             BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     PORT (
```

```
OTHERS,
                                                                                                                                                                                                                                                                                                                                                                                                                                            adder <= S_TO_1(add_in1) + S_TO_1(in2) + carry;
                                                                                                                                                                                                                                                                                                                   2ERO(n+4) WHEN rat,
add_out(2 to n+5) WHEN
                                                                 eignel add_inliBiT VECTOR(1 to n);
eignel ret_mux:BIT_VECTOR(1 to n+4);
eignel in2:BIT_VECTOR(1 to n+4);
                                                                                                                           add_out.BIT_VECTOR(1 to n+5) ;
architecture behave OF U_LINORM IS
                                                                                                                                                                                                                                                                                                                                                                                     carry <= 1 WHEW in a(1)='1' BLSE
                                                 signal msb:BIT_VECTOR(1 to n) ;
                                                                                                                                                                                                                                       meb <= ALL_SAMB(n,in_e(1));
                                                                                                                                                                                                                                                       add_in1 <= (in e xOR msb),
                                                                                                                                                             signal adder : Integer;
                                                                                                                                                                                                                                                                                                                                                                     -- carryin bit to adder
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 I_TO_S(adder,add_out);
                                                                                                                                           eignal carryst_carry;
                                                                                                                                                                                                                                                                                              WITH reset SELECT
                                                                                                                                                                                                                                                                                                                 rst_mux <=
                                                                                                                           • ignal
                                                                                                                                                                                                  BEGIN
```

end U_LINORM;

DF1(n+4,ck,ret_mux,in2); out_1 <= in2(3 to n+4);

--procedure outputs--

```
END FOR!

SND U LINGH CON;

--the block to decide if all its inputs are all 0--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     alleq 0 <= in_eq_0 WHEN reset = rst ELSE
'0' WHEN out_b='0' ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -- if reset high; 6 OR with previous flag--
CONFIGURATION U_LINORA_CON OF U_LINORA La
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  in_eq_0 <= .1' WHEN in_in = 0 ELSE
                                                                                                                                                                                                                                                                                                                                                                                           architecture behave OF U_ALL_12RO IS
                                                                                                                                       use work.dff package.all;
                                                                                                                   use work. DWT_TYPES.all;
                                                                                                                                                                                                                                      reset : in t_reset ; in_in_in_put ;
                                                                                                                                                                                                                                                                                                                                                                                                                                aignal out_biblt;
aignal in_eq_Oibit;
aignal all_eq_Oibit;
                                                                                                                                                                           entity U_ALL_ZERO IS
                                                                                                                                                                                                                                                                                              out_1 ; out bit );
                                                                                                                                                                                                                  ck : In bit ,
                                                                                                                                                                                                                                                                                                                                   end U_ALL_ZERO,
                   FOR behave
                                                                                                                                                                                               PORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              BGIN
```

40 of u

DP1(ck, all_eq_0,out_b);

```
CONFIGURATION U ALL ZERO CON OF U ALL SERO LE
                                                                                                                                                                                                                                                                                                                                                                                                                                 qshift : in BIT_VECTOR(1 to result_exp-2) ; in_in : in t_input:=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal adder_str:BIT_VECTOR(1 to n+5);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 architecture behave OF U_ABS_MORM IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               out_1 : out BIT_VECTOR(1 to m+2);
                                                                                                                                                                                                                                    use work.DWT_TYPES.all;
use work.dff_package.all;
                                                                                                                                                                                                                                                                                                                                                                                                                 reset : in t_reset ;
                                                                                                                                                                                                                                                                                                                        entity U_ABS_NORM IS
GENERIC(n:positive);
--procedure outputs--
                                                                                                                                                                                         SND U_ALL_ZERO_COM;
                                                                                                                                                                                                                                                                                use work.utile.all;
                                        out_1 <= out_bge.
                                                                                                                                                                                                                                                                                                                                                                                         ck : in bit ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   end U_ABS_KORM,
                                                                                                                                                 70R behave
                                                                                                                                                                      END POR,
                                                                                                                                                                                                                                                                                                                                                                   PORT (
```

signal rst_mux:BIT_VECTOR(1 to n+4); signal in2:BIT_VECTOR(1 to n+4);

signal add_siBIT_VECTOR(1 to n+4);

eignal abs_in:integer:=0;

```
uj - u - uj
                                                                                                                                                                                                                              in_email <= '1' WHEN abs_in <= U_TO_I(qehift) BLSE
                                                                                                                                                                                                                                                                                   -- I if reset high, & OR with previous flag--
                                                                                                                                                                                                                                                                                                                        all_small <- '1' WHBN reset- ret ELSB
                                                                                                                                                                            2BRO(n+4) WHBN rat
                                                                                                               add_s <= adder_str(2 to (n+5));
                                  adder <= abs_in + S_TO_I(in2);
                                                                                                                                                                                              add s WHEN OTHERS,
                                                                                                                                                                                                                                                   .0.
                                                                                                                                                                                                                                                                                                                                                                                                DF1(n+4,ck,rat_mux,in2);
DF1(ck,all_emell,out_b);
--procedure_outputs--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            out_1 <= in2(3 to n+4);
out_2 <= out_b;
                                                                            1_70_S(edder,adder_str);
abs_in <= abs(in_in);
                                                                                                                                                      WITH reset SELECT
                                                                                                                                                                         ret_mux
```

eignal in emallibit; eignal all emallibit; signal out bibik;

55

BECIN

CONFIGURATION U ABS NORM CON OF U ABS NORM LE

POR behave

RND;

```
architecture behave OF U_DECIDE IS
                                                                                                                                                                                                                                                                     out_1 : out BIT_VECTOR(1 to 7) ),
                                                                                                                                                                                                                                                                                                                                                                                                                                                  reset ; in t_reset ; in a : in BIT_VECTOR(1 to n) ;
                                                                                                                                                                                                      threshold, comparison : in
                                                                                                                                                                                                                                       load_flage : in t_load ;
                      --the decide in block--
use work.bwr_TYPES.all;
use work.dif_package.all;
                                                                                                                                                      reset : in t_reset ;
                                                                                                                                                                             result
                                                                                                                                                                                        nw,old : in t_input
                                                                                                                                                                                                                     octs ; in t_octave ;
END U_ABS_NORM_CON;
                                                                                                                                                                                                                                                                                                                                                                                                   OBRERIC(n: Integer);
                                                                          see work.utile.all;
                                                                                                                                                                                                                                                                                                                                                                                   COMPONENT U_LINORM
                                                                                                            ntity U DECIDE
                                                                                                                                         ok i in bit ,
                                                                                                                                                                        q int : in t
                                                                                                                                                                                                                                                                                                                                                                                                                                    ck : in bit ;
                                                                                                                                                                                                                                                                                                    end U_DECIDE;
```

out_1 : out BIT_VECTOR(1 to n+2)); end COMPONENT;

COMPONENT U ABS HORM GENERIC(n:positive);

gehift : in BIT_VECTOR(1 to result_exp-2) ;
in in t_input;

t geest ,

ck i in bit ; reset : in t

PORT

55

out_1 : out BIT VECTOR(1 to n+2); out_2 : out bit); end COMPONENT;

```
--nzflag,origin,noflag,oxflag,motion,pro_new_z,pro_no_s--
                                       admains plus orisit vector() to input amph3); signal shift addisit vector() to input amph3); admain act: Sir vector() to input amph3); signal old atrisit vector() to input amph3); signal old atrisit vector() to input amph3
                                                                                                                                                                   in T. Tabl Vocyoki to input _asp2);
in C. Inst Vocyoki to input _asp2);
in C. Inst Vocyoki to input _asp2);
in C. Inst Vocyoki to input _asp2);
il flags:siv Vocyoki to result _asp2);
il decide [ligerish Vocyoki to 7);
                                                                                                                               q int_etr :BIT_VECTOR(1 to result_exp);
                                                                                                                                                    O striBIT VECTOR(1 to Input exp+1);
                                                                                                                                                                                                                                                                                                                        signal nz: natural:=0;
                                                                                                                                                                                                                                                                                                                                             ignal oz: natural:=0;
                                                                                                                                                                                                                                                                                                                                                                     ignal nor naturals=0;
                                                                                                                                                                                                                                                                                                   n or integer;
                                                                                                                                                                                                                                                                                                                                                                                        signal nzflag: blt,
                                                                                                                                                                                                                                                                                                                                                                                                                orflag: bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                  noflag: bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                          origin: bit;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               motion: bit;
                                                                                                                                                                                               20 langie
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          of langie
                                                                                                                               ignel
                                                                                                                                                                                                                    signal
                                                                                                                                                                                                                                                           ignal
                                                                                                                                                                                                                                                                                ignal
                                                                                                                                                                                                                                                                                                   Ignal
                                                                                                                                                                                                                                                                                                                                                                                                                afgual
                                                                                                                                                                                                                                                                                                                                                                                                                                     ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ignal
                                                                                                                                                    Ignel
                                                                                                                                                                         langie
                                                                                                                                                                                                                                      Signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ignal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ignel
```

```
--delay tests for pipelined data --
                                                                                                                                                                         --new-old;use from quant ---
                                                                                           qshift <= q_int_str(1 to result_exp-2);
--divide by 4 as test_is on coeff values not block values--
                                                                                                                                                                                                                                                                                                                                                                                                                                            - 11. WHEN no <= comparison ELSE</p>
                                                                                                                                                                                                                                                                                                                                                                                                    - 11 WHBW nz <= threshold ELSE</p>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       origin <- '1' WHBN ns <= no ELBE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  --delay octs to match pipelin delay ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            I_TO_S(nz + oz,nz_plus_oz);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 .1. WHEN OS .
                                                                                                                                                                                             convert to string for Linory

I_TO_S(n_o,n_o=tr);

I_TO_S(nw,nw_etr);

I_TO_S(old,old_etr);
                                                         I_TO_S(q_int,q_int_str);
                                                                                                                                                                                                                                                                                                  --convert to unsigned integer
                                                                                                                                                                                                                                                                                                                                                                                                                           .0.
                                                                                                                                                                                                                                                                                                                      nz <= U_TO_I(nz_1);
oz <= U_TO_I(oz_1);
no <= U_TO_I(no_1);
signal octs_del: t_octave;
                                                                                                                                                              fplo - mu => o"u
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       new_z <= .nz_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            10_t <= no_2;
                                                                                                                                                                                                                                                                                                                                                                                                                                         noflag
                                                                                                                                                                                                                                                                                                                                                                                                    neflag
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 orthag
                    BEGIN
```

DF1(ck,octs,octs_del);

10

15

25

30

35

40

45

55

--keep 13 bits here to match no; keep mab's--

```
aba_2: U_ABS_NORN GENERIC MAP(input_exp+1) PORT MAP(ck,reset,qshift,n_o,no_1,no_2);
                                                                                                                                                                                                                                                                                                                                         abs_1: U_ABS_NORM GENERIC MAP(input_exp) PORT MAP(ck,reset,qehlft,nw,nz_l,nz_l);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        END \overline{\mathbf{U}} DECIDE_COM! -- create the riging edge function, and a model of a active high DFP.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     11: U_LINORH GENERIC MAP(input_exp) PORT MAP(ck,reset,old_str,or_l);
                                                                                                                                                                                                                                                                                    decide_flage <- nzflagioriginenoflagiozflagimotioninew_zino_z;
                                                                           nr_plus_ozil to input_exp+3) WHEN 0,
= 0°-6 nr_plus_ozil to input_exp+2; WHEN 1,
= 0°0-6 nr_plus_ozil to input_exp+1; WHEN 2,
= 000°-6 nr_plus_ozil to input_exp+3; WHEN 2,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          FOR ALL: U.ABS NORM USE ENTITY WORK, U. ABS_NORM(Dehave);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   USE BRILLY WORK.U LINORH(behave);
                                                                                                                                                                                                            - '1' WHEN U_TO_I(shift_add) - no BLSB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         CONFIGURATION U DECIDE CON OF U DECIDE LE
                                                                                                                                                                                                                                                                                                                                                                                              LATCH(7, load_flags, decide_flags, flags);
--delay octs to match pipelin delay ---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   POR ALL: U LINORM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              --procedure outputs--
                          WITH octs_del salect
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   out_1 <= flags
                                                                           ohift_add <-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         BND POR!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              END POR,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    POR behave
                                                                                                                                                                                                            motion
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ZND,
```

SIGNAL ckiln bit; SIGNAL drin t_direction; SIGNAL grout t_direction);

```
SIGNAL CRIIN DILILOAd: in t_load; SIGNAL d: in BIT_VECTOR; SIGNAL q: out BIT_VECTOR;
                                                                                                                                                                                                                                     PROCESSURE DY LODO(
STORAL, CREIN DIEFIDONGIN E_LONGISTERNE GEIN E_RIGH_LOW/STORAL GEOVE E_RIGHE_LOW);
                                                                                                                                                                                                                                                                                                                                                                                                            SIGNAL ckiin bit; Signal diin integer; Signal q; out integer);
                                                                                                                  PUNCTION rieing_edge (SIGNAL e:bit) return bool;
use work.DWT_TYPES.all;
                                                                        package dff package is
                    use work.utile.all;
                                                                                                                                                               PROCEDURE DF1_LOAD
                                                                                                                                                                                                                                                                                                                                                                                   PROCEDURE DF1(
                                                                                                                                                                                                                                                                                                                                                                                                                                                            PROCEDURE DF1 (
```

15

40

PROCEDURE DEP! SIGNAL ckiin bityremetiin t_remet;SIGNAL diin integer;SIGNAL grout integer);

SIGNAL CRIIN bit; SIGNAL diin bit_vector; SIGNAL grout bit_vector);

PROCEDURE DF1(CONSTANT niin integer;

SIGNAL CK: in bit; SIGNAL diin t_reset; SIGNAL grout t_reset); SIGNAL chilm bit; SIGNAL diin t_state; SIGNAL q:out t_state);

PROCEDURE DF1(PROCEDURE DF1(

PROCEDURE DP1(

SIGNAL CRIIN bit; SIGNAL diin bit; SIGNAL grout bit);

15

20

25

36

45

50

PROCEDURE DPF(

```
SIGNAL ckin bit; resetiin t_reset; loed; in t_loed; signal din BIT_VBCTOR; SIGNAL qrout BIT_VBCTOR);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PROCEDUNE DPF 1817(
SIGNAL CR.In Ditresset: In t_reset; load: in t_load:SIGNAL diin t_high_low; SIGNAL qrout t_high_low);
                                                                                                                                                                                                                                                                                                                                                                       SIGNAL ckiin bitjreestiin t_resetjlosdiin t_load/SIGNAL diin t_channel/SIGNAL qiout t_channel);
                                                                                                                                                                                                                                                   PROCEDURE DPP JRIT(
SIGNAL CR.in bit/resetiin t_reset/loadiin t_load/810NAL diin integer/810NAL qiout integer/);
                                                                                                                                                                                                                                                                                                                                                                                                                                   PROCEDURE DPF JHTY(
SIGNAL ckiln Dityressetiin t_resstjiosdiin t_loadjsignal diin t_diffjsignal giout t_diff);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   PROCEDURE DEF 1817 (
SIGNAL CALÍN DIVICESSEL IN L_TESSEL/JOSGIAN L_JOSGISIGNAL di IN L_MOGSISIGNAL GIOUT L_MOGS) ;
SIGNAL okiin bit;remetiin t_remet;SIGNAL diin t_remet;BIGNAL qiout t_remet);
                                                                                                                                                                   SIGNAL ckiin bitįreset:in t_reset;SIGNAL diin t_loadįSIGNAL qiout t_load);
                                                                                   SIGNAL CK:in bit; reset:in t_reset; SIGNAL d:in bit; SIGNAL grout bit;;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      loadiin t_loadisIGNAL diin bit_vector;SIGNAL qiout bit_vector);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PROCEDURE DFP_INIT(CONSTANT n:natural;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PROCEDURE LATCH (CONSTANT niin integer;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          package body dff_package is
                                                                                                                                                                                                                                                                                                                                               PROCEDURE DPP_INIT(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end dff_package;
                                                       PROCEDURE DPF (
                                                                                                                                           PROCEDURE DPP (
```